@@ -4550,6 +4550,33 @@ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, 0x1632, quirk_iommu_igfx);
4550
4550
DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x163A , quirk_iommu_igfx );
4551
4551
DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x163D , quirk_iommu_igfx );
4552
4552
4553
+ /* SKL */
4554
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1906 , quirk_iommu_igfx );
4555
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1913 , quirk_iommu_igfx );
4556
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x190E , quirk_iommu_igfx );
4557
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1915 , quirk_iommu_igfx );
4558
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1902 , quirk_iommu_igfx );
4559
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x190A , quirk_iommu_igfx );
4560
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x190B , quirk_iommu_igfx );
4561
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1917 , quirk_iommu_igfx );
4562
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1916 , quirk_iommu_igfx );
4563
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1921 , quirk_iommu_igfx );
4564
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x191E , quirk_iommu_igfx );
4565
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1912 , quirk_iommu_igfx );
4566
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x191A , quirk_iommu_igfx );
4567
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x191B , quirk_iommu_igfx );
4568
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x191D , quirk_iommu_igfx );
4569
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1923 , quirk_iommu_igfx );
4570
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1926 , quirk_iommu_igfx );
4571
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1927 , quirk_iommu_igfx );
4572
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x192A , quirk_iommu_igfx );
4573
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x192B , quirk_iommu_igfx );
4574
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x192D , quirk_iommu_igfx );
4575
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x1932 , quirk_iommu_igfx );
4576
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x193A , quirk_iommu_igfx );
4577
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x193B , quirk_iommu_igfx );
4578
+ DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , 0x193D , quirk_iommu_igfx );
4579
+
4553
4580
/* disable IPU dmar support */
4554
4581
DECLARE_PCI_FIXUP_HEADER (PCI_VENDOR_ID_INTEL , PCI_ANY_ID , quirk_iommu_ipu );
4555
4582
0 commit comments