@@ -22,8 +22,8 @@ define void @vector_gep(ptr %a, ptr %b, i64 %n) {
22
22
; CHECK-NEXT: store <2 x ptr> [[TMP0]], ptr [[TMP1]], align 8
23
23
; CHECK-NEXT: [[INDEX_NEXT]] = add nuw i64 [[INDEX]], 2
24
24
; CHECK-NEXT: [[VEC_IND_NEXT]] = add <2 x i64> [[VEC_IND]], <i64 2, i64 2>
25
- ; CHECK-NEXT: [[TMP3 :%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
26
- ; CHECK-NEXT: br i1 [[TMP3 ]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]
25
+ ; CHECK-NEXT: [[TMP2 :%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
26
+ ; CHECK-NEXT: br i1 [[TMP2 ]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]
27
27
; CHECK: middle.block:
28
28
; CHECK-NEXT: [[CMP_N:%.*]] = icmp eq i64 [[SMAX]], [[N_VEC]]
29
29
; CHECK-NEXT: br i1 [[CMP_N]], label [[FOR_END:%.*]], label [[SCALAR_PH]]
@@ -37,7 +37,7 @@ define void @vector_gep(ptr %a, ptr %b, i64 %n) {
37
37
; CHECK-NEXT: store ptr [[VAR0]], ptr [[VAR1]], align 8
38
38
; CHECK-NEXT: [[I_NEXT]] = add nuw nsw i64 [[I]], 1
39
39
; CHECK-NEXT: [[COND:%.*]] = icmp slt i64 [[I_NEXT]], [[N]]
40
- ; CHECK-NEXT: br i1 [[COND]], label [[FOR_BODY]], label [[FOR_END]], !llvm.loop [[LOOP2 :![0-9]+]]
40
+ ; CHECK-NEXT: br i1 [[COND]], label [[FOR_BODY]], label [[FOR_END]], !llvm.loop [[LOOP3 :![0-9]+]]
41
41
; CHECK: for.end:
42
42
; CHECK-NEXT: ret void
43
43
;
@@ -65,7 +65,7 @@ define void @scalar_store(ptr %a, ptr %b, i64 %n) {
65
65
; CHECK-NEXT: [[TMP0:%.*]] = add nsw i64 [[SMAX]], -1
66
66
; CHECK-NEXT: [[TMP1:%.*]] = lshr i64 [[TMP0]], 1
67
67
; CHECK-NEXT: [[TMP2:%.*]] = add nuw nsw i64 [[TMP1]], 1
68
- ; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ult i64 [[TMP0 ]], 2
68
+ ; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ult i64 [[SMAX ]], 3
69
69
; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[SCALAR_PH:%.*]], label [[VECTOR_PH:%.*]]
70
70
; CHECK: vector.ph:
71
71
; CHECK-NEXT: [[N_VEC:%.*]] = and i64 [[TMP2]], -2
@@ -125,7 +125,7 @@ define void @expansion(ptr %a, ptr %b, i64 %n) {
125
125
; CHECK-NEXT: [[TMP0:%.*]] = add nsw i64 [[SMAX]], -1
126
126
; CHECK-NEXT: [[TMP1:%.*]] = lshr i64 [[TMP0]], 1
127
127
; CHECK-NEXT: [[TMP2:%.*]] = add nuw nsw i64 [[TMP1]], 1
128
- ; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ult i64 [[TMP0 ]], 2
128
+ ; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ult i64 [[SMAX ]], 3
129
129
; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[SCALAR_PH:%.*]], label [[VECTOR_PH:%.*]]
130
130
; CHECK: vector.ph:
131
131
; CHECK-NEXT: [[N_VEC:%.*]] = and i64 [[TMP2]], -2
@@ -142,8 +142,8 @@ define void @expansion(ptr %a, ptr %b, i64 %n) {
142
142
; CHECK-NEXT: store ptr [[TMP4]], ptr [[TMP6]], align 8
143
143
; CHECK-NEXT: store ptr [[TMP5]], ptr [[TMP7]], align 8
144
144
; CHECK-NEXT: [[INDEX_NEXT]] = add nuw i64 [[INDEX]], 2
145
- ; CHECK-NEXT: [[TMP10 :%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
146
- ; CHECK-NEXT: br i1 [[TMP10 ]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP6:![0-9]+]]
145
+ ; CHECK-NEXT: [[TMP8 :%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
146
+ ; CHECK-NEXT: br i1 [[TMP8 ]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP6:![0-9]+]]
147
147
; CHECK: middle.block:
148
148
; CHECK-NEXT: [[CMP_N:%.*]] = icmp eq i64 [[TMP2]], [[N_VEC]]
149
149
; CHECK-NEXT: br i1 [[CMP_N]], label [[FOR_END:%.*]], label [[SCALAR_PH]]
@@ -191,13 +191,13 @@ define void @no_gep_or_bitcast(ptr noalias %a, i64 %n) {
191
191
; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
192
192
; CHECK-NEXT: [[TMP0:%.*]] = getelementptr inbounds ptr, ptr [[A:%.*]], i64 [[INDEX]]
193
193
; CHECK-NEXT: [[WIDE_LOAD:%.*]] = load <2 x ptr>, ptr [[TMP0]], align 8
194
- ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x ptr> [[WIDE_LOAD]], i64 0
194
+ ; CHECK-NEXT: [[TMP1:%.*]] = extractelement <2 x ptr> [[WIDE_LOAD]], i64 0
195
+ ; CHECK-NEXT: store i32 0, ptr [[TMP1]], align 8
196
+ ; CHECK-NEXT: [[TMP2:%.*]] = extractelement <2 x ptr> [[WIDE_LOAD]], i64 1
195
197
; CHECK-NEXT: store i32 0, ptr [[TMP2]], align 8
196
- ; CHECK-NEXT: [[TMP3:%.*]] = extractelement <2 x ptr> [[WIDE_LOAD]], i64 1
197
- ; CHECK-NEXT: store i32 0, ptr [[TMP3]], align 8
198
198
; CHECK-NEXT: [[INDEX_NEXT]] = add nuw i64 [[INDEX]], 2
199
- ; CHECK-NEXT: [[TMP4 :%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
200
- ; CHECK-NEXT: br i1 [[TMP4 ]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP8:![0-9]+]]
199
+ ; CHECK-NEXT: [[TMP3 :%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
200
+ ; CHECK-NEXT: br i1 [[TMP3 ]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP8:![0-9]+]]
201
201
; CHECK: middle.block:
202
202
; CHECK-NEXT: [[CMP_N:%.*]] = icmp eq i64 [[SMAX]], [[N_VEC]]
203
203
; CHECK-NEXT: br i1 [[CMP_N]], label [[FOR_END:%.*]], label [[SCALAR_PH]]
0 commit comments