Skip to content

Commit 19efc5a

Browse files
committed
STM: Fix up ARMC6 alignment
1 parent a0eab59 commit 19efc5a

File tree

2 files changed

+4
-4
lines changed

2 files changed

+4
-4
lines changed

targets/TARGET_STM/TARGET_STM32WB/TARGET_STM32WB55xG/device/TOOLCHAIN_ARM_MICRO/stm32wb55xx.sct

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -47,8 +47,8 @@ LR_IROM1 MBED_APP_START MBED_APP_SIZE { ; load region size_region
4747
.ANY (+RO)
4848
}
4949

50-
; Total: 79 vectors = 316 bytes (0x13C) to be reserved in RAM
51-
RW_IRAM1 (0x20000000+0x13C) (0x30000-0x13C) { ; RW data
50+
; Total: 79 vectors = 316 bytes (0x13C) 8-byte aligned = 0x140 (0x13C + 0x4) to be reserved in RAM
51+
RW_IRAM1 (0x20000000+0x140) (0x30000-0x140) { ; RW data
5252
.ANY (+RW +ZI)
5353
}
5454

targets/TARGET_STM/TARGET_STM32WB/TARGET_STM32WB55xG/device/TOOLCHAIN_ARM_STD/stm32wb55xx.sct

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -53,8 +53,8 @@ LR_IROM1 MBED_APP_START MBED_APP_SIZE { ; load region size_region
5353
.ANY (+RO)
5454
}
5555

56-
; Total: 79 vectors = 316 bytes (0x13C) to be reserved in RAM
57-
RW_IRAM1 (0x20000000+0x13C) (0x30000-0x13C-Stack_Size) { ; RW data
56+
; Total: 79 vectors = 316 bytes (0x13C) 8-byte aligned = 0x140 (0x13C + 0x4) to be reserved in RAM
57+
RW_IRAM1 (0x20000000+0x140) (0x30000-0x140-Stack_Size) { ; RW data
5858
.ANY (+RW +ZI)
5959
}
6060

0 commit comments

Comments
 (0)