Skip to content

Commit 33c096c

Browse files
committed
Initial version of a ld and a startup for KL25Z ARM GCC
1 parent 4302720 commit 33c096c

File tree

2 files changed

+394
-0
lines changed

2 files changed

+394
-0
lines changed
Lines changed: 159 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,159 @@
1+
MEMORY
2+
{
3+
VECTORS (rx) : ORIGIN = 0x00000000, LENGTH = 0x000003FE
4+
FLASHCFG (rx) : ORIGIN = 0x00000400, LENGTH = 0x00000010
5+
FLASH (rx) : ORIGIN = 0x00000410, LENGTH = 128K - 0x410
6+
RAM (rwx) : ORIGIN = 0x1FFFF000, LENGTH = 16K
7+
}
8+
9+
/* Linker script to place sections and symbol values. Should be used together
10+
* with other linker script that defines memory regions FLASH and RAM.
11+
* It references following symbols, which must be defined in code:
12+
* _reset_init : Entry of reset handler
13+
*
14+
* It defines following symbols, which code can use without definition:
15+
* __exidx_start
16+
* __exidx_end
17+
* __etext
18+
* __data_start__
19+
* __preinit_array_start
20+
* __preinit_array_end
21+
* __init_array_start
22+
* __init_array_end
23+
* __fini_array_start
24+
* __fini_array_end
25+
* __data_end__
26+
* __bss_start__
27+
* __bss_end__
28+
* __end__
29+
* end
30+
* __HeapLimit
31+
* __StackLimit
32+
* __StackTop
33+
* __stack
34+
*/
35+
ENTRY(Reset_Handler)
36+
37+
SECTIONS
38+
{
39+
.isr_vector :
40+
{
41+
__vector_table = .;
42+
. = ALIGN(4);
43+
KEEP(*(.isr_vector))
44+
*(.text.SystemInit)
45+
. = ALIGN(4);
46+
} > VECTORS
47+
48+
.cfmprotect :
49+
{
50+
. = ALIGN(4);
51+
KEEP(*(.cfmprotect))
52+
} > FLASHCFG
53+
54+
.text :
55+
{
56+
*(.text*)
57+
58+
KEEP(*(.init))
59+
KEEP(*(.fini))
60+
61+
/* .ctors */
62+
*crtbegin.o(.ctors)
63+
*crtbegin?.o(.ctors)
64+
*(EXCLUDE_FILE(*crtend?.o *crtend.o) .ctors)
65+
*(SORT(.ctors.*))
66+
*(.ctors)
67+
68+
/* .dtors */
69+
*crtbegin.o(.dtors)
70+
*crtbegin?.o(.dtors)
71+
*(EXCLUDE_FILE(*crtend?.o *crtend.o) .dtors)
72+
*(SORT(.dtors.*))
73+
*(.dtors)
74+
75+
*(.rodata*)
76+
77+
KEEP(*(.eh_frame*))
78+
} > FLASH
79+
80+
.ARM.extab :
81+
{
82+
*(.ARM.extab* .gnu.linkonce.armextab.*)
83+
} > FLASH
84+
85+
__exidx_start = .;
86+
.ARM.exidx :
87+
{
88+
*(.ARM.exidx* .gnu.linkonce.armexidx.*)
89+
} > FLASH
90+
__exidx_end = .;
91+
92+
__etext = .;
93+
94+
.data : AT (__etext)
95+
{
96+
__data_start__ = .;
97+
*(vtable)
98+
*(.data*)
99+
100+
. = ALIGN(4);
101+
/* preinit data */
102+
PROVIDE_HIDDEN (__preinit_array_start = .);
103+
KEEP(*(.preinit_array))
104+
PROVIDE_HIDDEN (__preinit_array_end = .);
105+
106+
. = ALIGN(4);
107+
/* init data */
108+
PROVIDE_HIDDEN (__init_array_start = .);
109+
KEEP(*(SORT(.init_array.*)))
110+
KEEP(*(.init_array))
111+
PROVIDE_HIDDEN (__init_array_end = .);
112+
113+
114+
. = ALIGN(4);
115+
/* finit data */
116+
PROVIDE_HIDDEN (__fini_array_start = .);
117+
KEEP(*(SORT(.fini_array.*)))
118+
KEEP(*(.fini_array))
119+
PROVIDE_HIDDEN (__fini_array_end = .);
120+
121+
. = ALIGN(4);
122+
/* All data end */
123+
__data_end__ = .;
124+
125+
} > RAM
126+
127+
.bss :
128+
{
129+
__bss_start__ = .;
130+
*(.bss*)
131+
*(COMMON)
132+
__bss_end__ = .;
133+
} > RAM
134+
135+
.heap :
136+
{
137+
__end__ = .;
138+
end = __end__;
139+
*(.heap*)
140+
__HeapLimit = .;
141+
} > RAM
142+
143+
/* .stack_dummy section doesn't contains any symbols. It is only
144+
* used for linker to calculate size of stack sections, and assign
145+
* values to stack symbols later */
146+
.stack_dummy :
147+
{
148+
*(.stack)
149+
} > RAM
150+
151+
/* Set stack top to end of RAM, and stack limit move down by
152+
* size of stack_dummy section */
153+
__StackTop = ORIGIN(RAM) + LENGTH(RAM);
154+
__StackLimit = __StackTop - SIZEOF(.stack_dummy);
155+
PROVIDE(__stack = __StackTop);
156+
157+
/* Check if data + heap + stack exceeds RAM limit */
158+
ASSERT(__StackLimit >= __HeapLimit, "region RAM overflowed with stack")
159+
}
Lines changed: 235 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,235 @@
1+
/* File: startup_ARMCM0.S
2+
* Purpose: startup file for Cortex-M0 devices. Should use with
3+
* GCC for ARM Embedded Processors
4+
* Version: V1.2
5+
* Date: 15 Nov 2011
6+
*
7+
* Copyright (c) 2011, ARM Limited
8+
* All rights reserved.
9+
*
10+
* Redistribution and use in source and binary forms, with or without
11+
* modification, are permitted provided that the following conditions are met:
12+
* Redistributions of source code must retain the above copyright
13+
notice, this list of conditions and the following disclaimer.
14+
* Redistributions in binary form must reproduce the above copyright
15+
notice, this list of conditions and the following disclaimer in the
16+
documentation and/or other materials provided with the distribution.
17+
* Neither the name of the ARM Limited nor the
18+
names of its contributors may be used to endorse or promote products
19+
derived from this software without specific prior written permission.
20+
*
21+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
22+
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
23+
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
24+
* DISCLAIMED. IN NO EVENT SHALL ARM LIMITED BE LIABLE FOR ANY
25+
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
26+
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
27+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
28+
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29+
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
30+
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31+
*/
32+
.syntax unified
33+
.arch armv6-m
34+
35+
/* Memory Model
36+
The HEAP starts at the end of the DATA section and grows upward.
37+
38+
The STACK starts at the end of the RAM and grows downward.
39+
40+
The HEAP and stack STACK are only checked at compile time:
41+
(DATA_SIZE + HEAP_SIZE + STACK_SIZE) < RAM_SIZE
42+
43+
This is just a check for the bare minimum for the Heap+Stack area before
44+
aborting compilation, it is not the run time limit:
45+
Heap_Size + Stack_Size = 0x80 + 0x80 = 0x100
46+
*/
47+
.section .stack
48+
.align 3
49+
#ifdef __STACK_SIZE
50+
.equ Stack_Size, __STACK_SIZE
51+
#else
52+
.equ Stack_Size, 0x80
53+
#endif
54+
.globl __StackTop
55+
.globl __StackLimit
56+
__StackLimit:
57+
.space Stack_Size
58+
.size __StackLimit, . - __StackLimit
59+
__StackTop:
60+
.size __StackTop, . - __StackTop
61+
62+
.section .heap
63+
.align 3
64+
#ifdef __HEAP_SIZE
65+
.equ Heap_Size, __HEAP_SIZE
66+
#else
67+
.equ Heap_Size, 0x80
68+
#endif
69+
.globl __HeapBase
70+
.globl __HeapLimit
71+
__HeapBase:
72+
.space Heap_Size
73+
.size __HeapBase, . - __HeapBase
74+
__HeapLimit:
75+
.size __HeapLimit, . - __HeapLimit
76+
77+
.section .isr_vector
78+
.align 2
79+
.globl __isr_vector
80+
__isr_vector:
81+
.long __StackTop /* Top of Stack */
82+
.long Reset_Handler /* Reset Handler */
83+
.long NMI_Handler /* NMI Handler */
84+
.long HardFault_Handler /* Hard Fault Handler */
85+
.long 0 /* Reserved */
86+
.long 0 /* Reserved */
87+
.long 0 /* Reserved */
88+
.long 0 /* Reserved */
89+
.long 0 /* Reserved */
90+
.long 0 /* Reserved */
91+
.long 0 /* Reserved */
92+
.long SVC_Handler /* SVCall Handler */
93+
.long 0 /* Reserved */
94+
.long 0 /* Reserved */
95+
.long PendSV_Handler /* PendSV Handler */
96+
.long SysTick_Handler /* SysTick Handler */
97+
98+
/* External interrupts */
99+
.long DMA0_IRQHandler /* DMA channel 0 transfer complete interrupt */
100+
.long DMA1_IRQHandler /* DMA channel 1 transfer complete interrupt */
101+
.long DMA2_IRQHandler /* DMA channel 2 transfer complete interrupt */
102+
.long DMA3_IRQHandler /* DMA channel 3 transfer complete interrupt */
103+
.long Reserved20_IRQHandler /* Reserved interrupt 20 */
104+
.long FTFA_IRQHandler /* FTFA interrupt */
105+
.long LVD_LVW_IRQHandler /* Low Voltage Detect, Low Voltage Warning */
106+
.long LLW_IRQHandler /* Low Leakage Wakeup */
107+
.long I2C0_IRQHandler /* I2C0 interrupt */
108+
.long I2C1_IRQHandler /* I2C0 interrupt 25 */
109+
.long SPI0_IRQHandler /* SPI0 interrupt */
110+
.long SPI1_IRQHandler /* SPI1 interrupt */
111+
.long UART0_IRQHandler /* UART0 status/error interrupt */
112+
.long UART1_IRQHandler /* UART1 status/error interrupt */
113+
.long UART2_IRQHandler /* UART2 status/error interrupt */
114+
.long ADC0_IRQHandler /* ADC0 interrupt */
115+
.long CMP0_IRQHandler /* CMP0 interrupt */
116+
.long TPM0_IRQHandler /* TPM0 fault, overflow and channels interrupt */
117+
.long TPM1_IRQHandler /* TPM1 fault, overflow and channels interrupt */
118+
.long TPM2_IRQHandler /* TPM2 fault, overflow and channels interrupt */
119+
.long RTC_IRQHandler /* RTC interrupt */
120+
.long RTC_Seconds_IRQHandler /* RTC seconds interrupt */
121+
.long PIT_IRQHandler /* PIT timer interrupt */
122+
.long Reserved39_IRQHandler /* Reserved interrupt 39 */
123+
.long USB0_IRQHandler /* USB0 interrupt */
124+
.long DAC0_IRQHandler /* DAC interrupt */
125+
.long TSI0_IRQHandler /* TSI0 interrupt */
126+
.long MCG_IRQHandler /* MCG interrupt */
127+
.long LPTimer_IRQHandler /* LPTimer interrupt */
128+
.long Reserved45_IRQHandler /* Reserved interrupt 45 */
129+
.long PORTA_IRQHandler /* Port A interrupt */
130+
.long PORTD_IRQHandler /* Port D interrupt */
131+
132+
.size __isr_vector, . - __isr_vector
133+
134+
.section .cfmprotect
135+
.align 2
136+
.globl kinetis_flash_config
137+
kinetis_flash_config:
138+
.long 0xffffffff
139+
.long 0xffffffff
140+
.long 0xffffffff
141+
.long 0xffffffff
142+
143+
.section .text
144+
.thumb
145+
.thumb_func
146+
.align 2
147+
.globl Reset_Handler
148+
.type Reset_Handler, %function
149+
Reset_Handler:
150+
/* Loop to copy data from read only memory to RAM. The ranges
151+
* of copy from/to are specified by following symbols evaluated in
152+
* linker script.
153+
* __etext: End of code section, i.e., begin of data sections to copy from.
154+
* __data_start__/__data_end__: RAM address range that data should be
155+
* copied to. Both must be aligned to 4 bytes boundary. */
156+
157+
ldr r1, =__etext
158+
ldr r2, =__data_start__
159+
ldr r3, =__data_end__
160+
161+
subs r3, r2
162+
ble .flash_to_ram_loop_end
163+
164+
movs r4, 0
165+
.flash_to_ram_loop:
166+
ldr r0, [r1,r4]
167+
str r0, [r2,r4]
168+
adds r4, 4
169+
cmp r4, r3
170+
blt .flash_to_ram_loop
171+
.flash_to_ram_loop_end:
172+
173+
ldr r0, =SystemInit
174+
blx r0
175+
ldr r0, =_start
176+
bx r0
177+
.pool
178+
.size Reset_Handler, . - Reset_Handler
179+
180+
.text
181+
/* Macro to define default handlers. Default handler
182+
* will be weak symbol and just dead loops. They can be
183+
* overwritten by other handlers */
184+
.macro def_default_handler handler_name
185+
.align 1
186+
.thumb_func
187+
.weak \handler_name
188+
.type \handler_name, %function
189+
\handler_name :
190+
b .
191+
.size \handler_name, . - \handler_name
192+
.endm
193+
194+
def_default_handler NMI_Handler
195+
def_default_handler HardFault_Handler
196+
def_default_handler SVC_Handler
197+
def_default_handler PendSV_Handler
198+
def_default_handler SysTick_Handler
199+
def_default_handler DMA0_IRQHandler
200+
def_default_handler DMA1_IRQHandler
201+
def_default_handler DMA2_IRQHandler
202+
def_default_handler DMA3_IRQHandler
203+
def_default_handler Reserved20_IRQHandler
204+
def_default_handler FTFA_IRQHandler
205+
def_default_handler LVD_LVW_IRQHandler
206+
def_default_handler LLW_IRQHandler
207+
def_default_handler I2C0_IRQHandler
208+
def_default_handler I2C1_IRQHandler
209+
def_default_handler SPI0_IRQHandler
210+
def_default_handler SPI1_IRQHandler
211+
def_default_handler UART0_IRQHandler
212+
def_default_handler UART1_IRQHandler
213+
def_default_handler UART2_IRQHandler
214+
def_default_handler ADC0_IRQHandler
215+
def_default_handler CMP0_IRQHandler
216+
def_default_handler TPM0_IRQHandler
217+
def_default_handler TPM1_IRQHandler
218+
def_default_handler TPM2_IRQHandler
219+
def_default_handler RTC_IRQHandler
220+
def_default_handler RTC_Seconds_IRQHandler
221+
def_default_handler PIT_IRQHandler
222+
def_default_handler Reserved39_IRQHandler
223+
def_default_handler USB0_IRQHandler
224+
def_default_handler DAC0_IRQHandler
225+
def_default_handler TSI0_IRQHandler
226+
def_default_handler MCG_IRQHandler
227+
def_default_handler LPTimer_IRQHandler
228+
def_default_handler Reserved45_IRQHandler
229+
def_default_handler PORTA_IRQHandler
230+
def_default_handler PORTD_IRQHandler
231+
232+
.weak DEF_IRQHandler
233+
.set DEF_IRQHandler, Default_Handler
234+
235+
.end

0 commit comments

Comments
 (0)