Skip to content

Commit 42ceddf

Browse files
committed
Merge pull request #1467 from mbedmicro/fix_m7core
Fix m7core
2 parents ab7d3f1 + 50719ed commit 42ceddf

File tree

11 files changed

+14
-9
lines changed

11 files changed

+14
-9
lines changed

libraries/rtos/rtx/TARGET_CORTEX_M/rt_CMSIS.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -36,6 +36,8 @@
3636

3737
#if defined (__CORTEX_M4) || defined (__CORTEX_M4F)
3838
#include "core_cm4.h"
39+
#elif defined (__CORTEX_M7) || defined (__CORTEX_M7F)
40+
#include "core_cm7.h"
3941
#elif defined (__CORTEX_M3)
4042
#include "core_cm3.h"
4143
#elif defined (__CORTEX_M0)

workspace_tools/export/uvision4.py

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -122,7 +122,6 @@ class Uvision4(Exporter):
122122
'DISCO_F334C8',
123123
'DISCO_F429ZI',
124124
'DISCO_F469NI',
125-
'DISCO_F746NG',
126125
'DISCO_L053C8',
127126
'DISCO_L476VG',
128127
'B96B_F446VE',

workspace_tools/export/uvision4_disco_f746ng.uvproj.tmpl

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -226,7 +226,7 @@
226226
<hadIRAM2>0</hadIRAM2>
227227
<hadIROM2>0</hadIROM2>
228228
<StupSel>8</StupSel>
229-
<useUlib>1</useUlib>
229+
<useUlib>0</useUlib>
230230
<EndSel>0</EndSel>
231231
<uLtcg>0</uLtcg>
232232
<RoSelD>3</RoSelD>
@@ -390,7 +390,7 @@
390390
</VariousControls>
391391
</Aads>
392392
<LDads>
393-
<umfTarg>1</umfTarg>
393+
<umfTarg>0</umfTarg>
394394
<Ropi>0</Ropi>
395395
<Rwpi>0</Rwpi>
396396
<noStLib>0</noStLib>

workspace_tools/targets.py

Lines changed: 5 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -21,10 +21,10 @@
2121
"Cortex-M0+": ["M0P", "CORTEX_M"],
2222
"Cortex-M1" : ["M1", "CORTEX_M"],
2323
"Cortex-M3" : ["M3", "CORTEX_M"],
24-
"Cortex-M4" : ["M4", "CORTEX_M"],
25-
"Cortex-M4F" : ["M4", "CORTEX_M"],
26-
"Cortex-M7" : ["M7", "CORTEX_M"],
27-
"Cortex-M7F" : ["M7", "CORTEX_M"],
24+
"Cortex-M4" : ["M4", "CORTEX_M", "RTOS_M4_M7"],
25+
"Cortex-M4F" : ["M4", "CORTEX_M", "RTOS_M4_M7"],
26+
"Cortex-M7" : ["M7", "CORTEX_M", "RTOS_M4_M7"],
27+
"Cortex-M7F" : ["M7", "CORTEX_M", "RTOS_M4_M7"],
2828
"Cortex-A9" : ["A9", "CORTEX_A"]
2929
}
3030

@@ -906,10 +906,9 @@ def __init__(self):
906906
class DISCO_F746NG(Target):
907907
def __init__(self):
908908
Target.__init__(self)
909-
self.core = "Cortex-M7"
909+
self.core = "Cortex-M7F"
910910
self.extra_labels = ['STM', 'STM32F7', 'STM32F746', 'STM32F746NG']
911911
self.supported_toolchains = ["ARM", "uARM", "IAR", "GCC_ARM"]
912-
self.default_toolchain = "uARM"
913912
self.detect_code = ["0815"]
914913
self.progen_target ='disco-f746ng'
915914

workspace_tools/toolchains/gcc.py

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -37,6 +37,8 @@ def __init__(self, target, options=None, notify=None, macros=None, silent=False,
3737
cpu = "cortex-m0plus"
3838
elif target.core == "Cortex-M4F":
3939
cpu = "cortex-m4"
40+
elif target.core == "Cortex-M7F":
41+
cpu = "cortex-m7"
4042
else:
4143
cpu = target.core.lower()
4244

@@ -47,6 +49,9 @@ def __init__(self, target, options=None, notify=None, macros=None, silent=False,
4749
if target.core == "Cortex-M4F":
4850
self.cpu.append("-mfpu=fpv4-sp-d16")
4951
self.cpu.append("-mfloat-abi=softfp")
52+
elif target.core == "Cortex-M7F":
53+
self.cpu.append("-mfpu=fpv5-d16")
54+
self.cpu.append("-mfloat-abi=softfp")
5055

5156
if target.core == "Cortex-A9":
5257
self.cpu.append("-mthumb-interwork")

0 commit comments

Comments
 (0)