Skip to content

Commit 46b1fad

Browse files
0xc01700xc0170
committed
Merge branch 'modtronix-com-master'
2 parents 36a43ec + f5eeaa0 commit 46b1fad

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

49 files changed

+12771
-2
lines changed

‎libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32L1/TARGET_NZ32ST1L/TOOLCHAIN_ARM_MICRO/startup_stm32l151xc.s

Lines changed: 323 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,323 @@
1+
; STM32L151RC Ultra Low Power High-density Devices vector table for MDK ARM_MICRO toolchain
2+
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
3+
; Copyright (c) 2015, STMicroelectronics
4+
; All rights reserved.
5+
;
6+
; Redistribution and use in source and binary forms, with or without
7+
; modification, are permitted provided that the following conditions are met:
8+
;
9+
; 1. Redistributions of source code must retain the above copyright notice,
10+
; this list of conditions and the following disclaimer.
11+
; 2. Redistributions in binary form must reproduce the above copyright notice,
12+
; this list of conditions and the following disclaimer in the documentation
13+
; and/or other materials provided with the distribution.
14+
; 3. Neither the name of STMicroelectronics nor the names of its contributors
15+
; may be used to endorse or promote products derived from this software
16+
; without specific prior written permission.
17+
;
18+
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19+
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20+
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21+
; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
22+
; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23+
; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
24+
; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
25+
; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
26+
; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27+
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28+
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
29+
30+
; Amount of memory (in bytes) allocated for Stack
31+
; Tailor this value to your application needs
32+
; <h> Stack Configuration
33+
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
34+
; </h>
35+
36+
Stack_Size EQU 0x00000400
37+
38+
AREA STACK, NOINIT, READWRITE, ALIGN=3
39+
EXPORT __initial_sp
40+
41+
Stack_Mem SPACE Stack_Size
42+
__initial_sp EQU 0x20008000 ; Top of RAM (32 KB)
43+
44+
45+
; <h> Heap Configuration
46+
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
47+
; </h>
48+
49+
Heap_Size EQU 0x00000200
50+
51+
AREA HEAP, NOINIT, READWRITE, ALIGN=3
52+
EXPORT __heap_base
53+
EXPORT __heap_limit
54+
55+
__heap_base
56+
Heap_Mem SPACE Heap_Size
57+
__heap_limit EQU (__initial_sp - Stack_Size)
58+
59+
PRESERVE8
60+
THUMB
61+
62+
63+
; Vector Table Mapped to Address 0 at Reset
64+
AREA RESET, DATA, READONLY
65+
EXPORT __Vectors
66+
EXPORT __Vectors_End
67+
EXPORT __Vectors_Size
68+
69+
__Vectors DCD __initial_sp ; Top of Stack
70+
DCD Reset_Handler ; Reset Handler
71+
DCD NMI_Handler ; NMI Handler
72+
DCD HardFault_Handler ; Hard Fault Handler
73+
DCD MemManage_Handler ; MPU Fault Handler
74+
DCD BusFault_Handler ; Bus Fault Handler
75+
DCD UsageFault_Handler ; Usage Fault Handler
76+
DCD 0 ; Reserved
77+
DCD 0 ; Reserved
78+
DCD 0 ; Reserved
79+
DCD 0 ; Reserved
80+
DCD SVC_Handler ; SVCall Handler
81+
DCD DebugMon_Handler ; Debug Monitor Handler
82+
DCD 0 ; Reserved
83+
DCD PendSV_Handler ; PendSV Handler
84+
DCD SysTick_Handler ; SysTick Handler
85+
86+
; External Interrupts
87+
DCD WWDG_IRQHandler ; Window Watchdog
88+
DCD PVD_IRQHandler ; PVD through EXTI Line detect
89+
DCD TAMPER_STAMP_IRQHandler ; Tamper and Time Stamp
90+
DCD RTC_WKUP_IRQHandler ; RTC Wakeup
91+
DCD FLASH_IRQHandler ; FLASH
92+
DCD RCC_IRQHandler ; RCC
93+
DCD EXTI0_IRQHandler ; EXTI Line 0
94+
DCD EXTI1_IRQHandler ; EXTI Line 1
95+
DCD EXTI2_IRQHandler ; EXTI Line 2
96+
DCD EXTI3_IRQHandler ; EXTI Line 3
97+
DCD EXTI4_IRQHandler ; EXTI Line 4
98+
DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
99+
DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
100+
DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
101+
DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
102+
DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
103+
DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
104+
DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
105+
DCD ADC1_IRQHandler ; ADC1
106+
DCD USB_HP_IRQHandler ; USB High Priority
107+
DCD USB_LP_IRQHandler ; USB Low Priority
108+
DCD DAC_IRQHandler ; DAC
109+
DCD COMP_IRQHandler ; COMP through EXTI Line
110+
DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
111+
DCD LCD_IRQHandler ; LCD
112+
DCD TIM9_IRQHandler ; TIM9
113+
DCD TIM10_IRQHandler ; TIM10
114+
DCD TIM11_IRQHandler ; TIM11
115+
DCD TIM2_IRQHandler ; TIM2
116+
DCD TIM3_IRQHandler ; TIM3
117+
DCD TIM4_IRQHandler ; TIM4
118+
DCD I2C1_EV_IRQHandler ; I2C1 Event
119+
DCD I2C1_ER_IRQHandler ; I2C1 Error
120+
DCD I2C2_EV_IRQHandler ; I2C2 Event
121+
DCD I2C2_ER_IRQHandler ; I2C2 Error
122+
DCD SPI1_IRQHandler ; SPI1
123+
DCD SPI2_IRQHandler ; SPI2
124+
DCD USART1_IRQHandler ; USART1
125+
DCD USART2_IRQHandler ; USART2
126+
DCD USART3_IRQHandler ; USART3
127+
DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
128+
DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line
129+
DCD USB_FS_WKUP_IRQHandler ; USB FS Wakeup from suspend
130+
DCD TIM6_IRQHandler ; TIM6
131+
DCD TIM7_IRQHandler ; TIM7
132+
DCD 0 ; Reserved
133+
DCD TIM5_IRQHandler ; TIM5
134+
DCD SPI3_IRQHandler ; SPI3
135+
DCD 0 ; Reserved
136+
DCD 0 ; Reserved
137+
DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1
138+
DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2
139+
DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3
140+
DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4
141+
DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5
142+
DCD AES_IRQHandler ; AES
143+
DCD COMP_ACQ_IRQHandler ; Comparator Channel Acquisition
144+
145+
__Vectors_End
146+
147+
__Vectors_Size EQU __Vectors_End - __Vectors
148+
149+
AREA |.text|, CODE, READONLY
150+
151+
; Reset handler
152+
Reset_Handler PROC
153+
EXPORT Reset_Handler [WEAK]
154+
IMPORT __main
155+
IMPORT SystemInit
156+
LDR R0, =SystemInit
157+
BLX R0
158+
LDR R0, =__main
159+
BX R0
160+
ENDP
161+
162+
; Dummy Exception Handlers (infinite loops which can be modified)
163+
164+
NMI_Handler PROC
165+
EXPORT NMI_Handler [WEAK]
166+
B .
167+
ENDP
168+
HardFault_Handler\
169+
PROC
170+
EXPORT HardFault_Handler [WEAK]
171+
B .
172+
ENDP
173+
MemManage_Handler\
174+
PROC
175+
EXPORT MemManage_Handler [WEAK]
176+
B .
177+
ENDP
178+
BusFault_Handler\
179+
PROC
180+
EXPORT BusFault_Handler [WEAK]
181+
B .
182+
ENDP
183+
UsageFault_Handler\
184+
PROC
185+
EXPORT UsageFault_Handler [WEAK]
186+
B .
187+
ENDP
188+
SVC_Handler PROC
189+
EXPORT SVC_Handler [WEAK]
190+
B .
191+
ENDP
192+
DebugMon_Handler\
193+
PROC
194+
EXPORT DebugMon_Handler [WEAK]
195+
B .
196+
ENDP
197+
PendSV_Handler PROC
198+
EXPORT PendSV_Handler [WEAK]
199+
B .
200+
ENDP
201+
SysTick_Handler PROC
202+
EXPORT SysTick_Handler [WEAK]
203+
B .
204+
ENDP
205+
206+
Default_Handler PROC
207+
208+
EXPORT WWDG_IRQHandler [WEAK]
209+
EXPORT PVD_IRQHandler [WEAK]
210+
EXPORT TAMPER_STAMP_IRQHandler [WEAK]
211+
EXPORT RTC_WKUP_IRQHandler [WEAK]
212+
EXPORT FLASH_IRQHandler [WEAK]
213+
EXPORT RCC_IRQHandler [WEAK]
214+
EXPORT EXTI0_IRQHandler [WEAK]
215+
EXPORT EXTI1_IRQHandler [WEAK]
216+
EXPORT EXTI2_IRQHandler [WEAK]
217+
EXPORT EXTI3_IRQHandler [WEAK]
218+
EXPORT EXTI4_IRQHandler [WEAK]
219+
EXPORT DMA1_Channel1_IRQHandler [WEAK]
220+
EXPORT DMA1_Channel2_IRQHandler [WEAK]
221+
EXPORT DMA1_Channel3_IRQHandler [WEAK]
222+
EXPORT DMA1_Channel4_IRQHandler [WEAK]
223+
EXPORT DMA1_Channel5_IRQHandler [WEAK]
224+
EXPORT DMA1_Channel6_IRQHandler [WEAK]
225+
EXPORT DMA1_Channel7_IRQHandler [WEAK]
226+
EXPORT ADC1_IRQHandler [WEAK]
227+
EXPORT USB_HP_IRQHandler [WEAK]
228+
EXPORT USB_LP_IRQHandler [WEAK]
229+
EXPORT DAC_IRQHandler [WEAK]
230+
EXPORT COMP_IRQHandler [WEAK]
231+
EXPORT EXTI9_5_IRQHandler [WEAK]
232+
EXPORT LCD_IRQHandler [WEAK]
233+
EXPORT TIM9_IRQHandler [WEAK]
234+
EXPORT TIM10_IRQHandler [WEAK]
235+
EXPORT TIM11_IRQHandler [WEAK]
236+
EXPORT TIM2_IRQHandler [WEAK]
237+
EXPORT TIM3_IRQHandler [WEAK]
238+
EXPORT TIM4_IRQHandler [WEAK]
239+
EXPORT I2C1_EV_IRQHandler [WEAK]
240+
EXPORT I2C1_ER_IRQHandler [WEAK]
241+
EXPORT I2C2_EV_IRQHandler [WEAK]
242+
EXPORT I2C2_ER_IRQHandler [WEAK]
243+
EXPORT SPI1_IRQHandler [WEAK]
244+
EXPORT SPI2_IRQHandler [WEAK]
245+
EXPORT USART1_IRQHandler [WEAK]
246+
EXPORT USART2_IRQHandler [WEAK]
247+
EXPORT USART3_IRQHandler [WEAK]
248+
EXPORT EXTI15_10_IRQHandler [WEAK]
249+
EXPORT RTC_Alarm_IRQHandler [WEAK]
250+
EXPORT USB_FS_WKUP_IRQHandler [WEAK]
251+
EXPORT TIM6_IRQHandler [WEAK]
252+
EXPORT TIM7_IRQHandler [WEAK]
253+
EXPORT TIM5_IRQHandler [WEAK]
254+
EXPORT SPI3_IRQHandler [WEAK]
255+
EXPORT DMA2_Channel1_IRQHandler [WEAK]
256+
EXPORT DMA2_Channel2_IRQHandler [WEAK]
257+
EXPORT DMA2_Channel3_IRQHandler [WEAK]
258+
EXPORT DMA2_Channel4_IRQHandler [WEAK]
259+
EXPORT DMA2_Channel5_IRQHandler [WEAK]
260+
EXPORT AES_IRQHandler [WEAK]
261+
EXPORT COMP_ACQ_IRQHandler [WEAK]
262+
263+
WWDG_IRQHandler
264+
PVD_IRQHandler
265+
TAMPER_STAMP_IRQHandler
266+
RTC_WKUP_IRQHandler
267+
FLASH_IRQHandler
268+
RCC_IRQHandler
269+
EXTI0_IRQHandler
270+
EXTI1_IRQHandler
271+
EXTI2_IRQHandler
272+
EXTI3_IRQHandler
273+
EXTI4_IRQHandler
274+
DMA1_Channel1_IRQHandler
275+
DMA1_Channel2_IRQHandler
276+
DMA1_Channel3_IRQHandler
277+
DMA1_Channel4_IRQHandler
278+
DMA1_Channel5_IRQHandler
279+
DMA1_Channel6_IRQHandler
280+
DMA1_Channel7_IRQHandler
281+
ADC1_IRQHandler
282+
USB_HP_IRQHandler
283+
USB_LP_IRQHandler
284+
DAC_IRQHandler
285+
COMP_IRQHandler
286+
EXTI9_5_IRQHandler
287+
LCD_IRQHandler
288+
TIM9_IRQHandler
289+
TIM10_IRQHandler
290+
TIM11_IRQHandler
291+
TIM2_IRQHandler
292+
TIM3_IRQHandler
293+
TIM4_IRQHandler
294+
I2C1_EV_IRQHandler
295+
I2C1_ER_IRQHandler
296+
I2C2_EV_IRQHandler
297+
I2C2_ER_IRQHandler
298+
SPI1_IRQHandler
299+
SPI2_IRQHandler
300+
USART1_IRQHandler
301+
USART2_IRQHandler
302+
USART3_IRQHandler
303+
EXTI15_10_IRQHandler
304+
RTC_Alarm_IRQHandler
305+
USB_FS_WKUP_IRQHandler
306+
TIM6_IRQHandler
307+
TIM7_IRQHandler
308+
TIM5_IRQHandler
309+
SPI3_IRQHandler
310+
DMA2_Channel1_IRQHandler
311+
DMA2_Channel2_IRQHandler
312+
DMA2_Channel3_IRQHandler
313+
DMA2_Channel4_IRQHandler
314+
DMA2_Channel5_IRQHandler
315+
AES_IRQHandler
316+
COMP_ACQ_IRQHandler
317+
318+
B .
319+
320+
ENDP
321+
322+
ALIGN
323+
END

‎libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32L1/TARGET_NZ32ST1L/TOOLCHAIN_ARM_MICRO/stm32l151rc.sct

Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,45 @@
1+
; Scatter-Loading Description File
2+
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
3+
; Copyright (c) 2015, STMicroelectronics
4+
; All rights reserved.
5+
;
6+
; Redistribution and use in source and binary forms, with or without
7+
; modification, are permitted provided that the following conditions are met:
8+
;
9+
; 1. Redistributions of source code must retain the above copyright notice,
10+
; this list of conditions and the following disclaimer.
11+
; 2. Redistributions in binary form must reproduce the above copyright notice,
12+
; this list of conditions and the following disclaimer in the documentation
13+
; and/or other materials provided with the distribution.
14+
; 3. Neither the name of STMicroelectronics nor the names of its contributors
15+
; may be used to endorse or promote products derived from this software
16+
; without specific prior written permission.
17+
;
18+
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19+
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20+
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21+
; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
22+
; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23+
; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
24+
; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
25+
; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
26+
; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27+
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28+
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
29+
30+
; STM32L151RC: 256KB FLASH + 32KB SRAM
31+
LR_IROM1 0x08000000 0x40000 { ; load region size_region
32+
33+
ER_IROM1 0x08000000 0x40000 { ; load address = execution address
34+
*.o (RESET, +First)
35+
*(InRoot$$Sections)
36+
.ANY (+RO)
37+
}
38+
39+
; 73 vectors = 292 bytes (0x124) to be reserved in RAM
40+
RW_IRAM1 (0x20000000+0x124) (0x8000-0x124) { ; RW data
41+
.ANY (+RW +ZI)
42+
}
43+
44+
}
45+

0 commit comments

Comments
 (0)