Skip to content

Commit 46e3704

Browse files
0xc01700xc0170
committed
Merge pull request #535 from bcostm/dev_F091RC
Platform: New platform addition - NUCLEO_F091RC
2 parents 29fc31e + 6fd2118 commit 46e3704

File tree

123 files changed

+80908
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

123 files changed

+80908
-0
lines changed

‎libraries/mbed/targets/cmsis/TARGET_STM/TARGET_NUCLEO_F091RC/TOOLCHAIN_ARM_MICRO/startup_stm32f091rc.s

Lines changed: 244 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,244 @@
1+
;******************** (C) COPYRIGHT 2014 STMicroelectronics ********************
2+
;* File Name : startup_stm32f091xc.s
3+
;* Author : MCD Application Team
4+
;* Version : V2.1.0
5+
;* Date : 03-Oct-2014
6+
;* Description : STM32F091xc/STM32F098xc devices vector table for MDK-ARM_MICRO toolchain.
7+
;* This module performs:
8+
;* - Set the initial SP
9+
;* - Set the initial PC == Reset_Handler
10+
;* - Set the vector table entries with the exceptions ISR address
11+
;* - Branches to __main in the C library (which eventually
12+
;* calls main()).
13+
;* After Reset the CortexM0 processor is in Thread mode,
14+
;* priority is Privileged, and the Stack is set to Main.
15+
;* <<< Use Configuration Wizard in Context Menu >>>
16+
;*******************************************************************************
17+
;
18+
;* Redistribution and use in source and binary forms, with or without modification,
19+
;* are permitted provided that the following conditions are met:
20+
;* 1. Redistributions of source code must retain the above copyright notice,
21+
;* this list of conditions and the following disclaimer.
22+
;* 2. Redistributions in binary form must reproduce the above copyright notice,
23+
;* this list of conditions and the following disclaimer in the documentation
24+
;* and/or other materials provided with the distribution.
25+
;* 3. Neither the name of STMicroelectronics nor the names of its contributors
26+
;* may be used to endorse or promote products derived from this software
27+
;* without specific prior written permission.
28+
;*
29+
;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
30+
;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
31+
;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
32+
;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
33+
;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
34+
;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
35+
;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
36+
;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
37+
;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
38+
;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39+
;
40+
;*******************************************************************************
41+
42+
; Amount of memory (in bytes) allocated for Stack
43+
; Tailor this value to your application needs
44+
; <h> Stack Configuration
45+
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
46+
; </h>
47+
48+
Stack_Size EQU 0x00000400
49+
50+
AREA STACK, NOINIT, READWRITE, ALIGN=3
51+
EXPORT __initial_sp
52+
53+
Stack_Mem SPACE Stack_Size
54+
__initial_sp EQU 0x20008000 ; Top of RAM (32KB)
55+
56+
57+
; <h> Heap Configuration
58+
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
59+
; </h>
60+
61+
Heap_Size EQU 0x00000400
62+
63+
AREA HEAP, NOINIT, READWRITE, ALIGN=3
64+
EXPORT __heap_base
65+
EXPORT __heap_limit
66+
67+
__heap_base
68+
Heap_Mem SPACE Heap_Size
69+
__heap_limit EQU (__initial_sp - Stack_Size)
70+
71+
PRESERVE8
72+
THUMB
73+
74+
75+
; Vector Table Mapped to Address 0 at Reset
76+
AREA RESET, DATA, READONLY
77+
EXPORT __Vectors
78+
EXPORT __Vectors_End
79+
EXPORT __Vectors_Size
80+
81+
__Vectors DCD __initial_sp ; Top of Stack
82+
DCD Reset_Handler ; Reset Handler
83+
DCD NMI_Handler ; NMI Handler
84+
DCD HardFault_Handler ; Hard Fault Handler
85+
DCD 0 ; Reserved
86+
DCD 0 ; Reserved
87+
DCD 0 ; Reserved
88+
DCD 0 ; Reserved
89+
DCD 0 ; Reserved
90+
DCD 0 ; Reserved
91+
DCD 0 ; Reserved
92+
DCD SVC_Handler ; SVCall Handler
93+
DCD 0 ; Reserved
94+
DCD 0 ; Reserved
95+
DCD PendSV_Handler ; PendSV Handler
96+
DCD SysTick_Handler ; SysTick Handler
97+
98+
; External Interrupts
99+
DCD WWDG_IRQHandler ; Window Watchdog
100+
DCD PVD_VDDIO2_IRQHandler ; PVD through EXTI Line detect
101+
DCD RTC_IRQHandler ; RTC through EXTI Line
102+
DCD FLASH_IRQHandler ; FLASH
103+
DCD RCC_CRS_IRQHandler ; RCC and CRS
104+
DCD EXTI0_1_IRQHandler ; EXTI Line 0 and 1
105+
DCD EXTI2_3_IRQHandler ; EXTI Line 2 and 3
106+
DCD EXTI4_15_IRQHandler ; EXTI Line 4 to 15
107+
DCD TSC_IRQHandler ; TS
108+
DCD DMA1_Ch1_IRQHandler ; DMA1 Channel 1
109+
DCD DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler ; DMA1 Channel 2 and 3 & DMA2 Channel 1 and 2
110+
DCD DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler ; DMA1 Channel 4 to 7 & DMA2 Channel 3 to 5
111+
DCD ADC1_COMP_IRQHandler ; ADC1, COMP1 and COMP2
112+
DCD TIM1_BRK_UP_TRG_COM_IRQHandler ; TIM1 Break, Update, Trigger and Commutation
113+
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
114+
DCD TIM2_IRQHandler ; TIM2
115+
DCD TIM3_IRQHandler ; TIM3
116+
DCD TIM6_DAC_IRQHandler ; TIM6 and DAC
117+
DCD TIM7_IRQHandler ; TIM7
118+
DCD TIM14_IRQHandler ; TIM14
119+
DCD TIM15_IRQHandler ; TIM15
120+
DCD TIM16_IRQHandler ; TIM16
121+
DCD TIM17_IRQHandler ; TIM17
122+
DCD I2C1_IRQHandler ; I2C1
123+
DCD I2C2_IRQHandler ; I2C2
124+
DCD SPI1_IRQHandler ; SPI1
125+
DCD SPI2_IRQHandler ; SPI2
126+
DCD USART1_IRQHandler ; USART1
127+
DCD USART2_IRQHandler ; USART2
128+
DCD USART3_8_IRQHandler ; USART3, USART4, USART5, USART6, USART7, USART8
129+
DCD CEC_CAN_IRQHandler ; CEC and CAN
130+
131+
__Vectors_End
132+
133+
__Vectors_Size EQU __Vectors_End - __Vectors
134+
135+
AREA |.text|, CODE, READONLY
136+
137+
; Reset handler routine
138+
Reset_Handler PROC
139+
EXPORT Reset_Handler [WEAK]
140+
IMPORT __main
141+
IMPORT SystemInit
142+
LDR R0, =SystemInit
143+
BLX R0
144+
LDR R0, =__main
145+
BX R0
146+
ENDP
147+
148+
; Dummy Exception Handlers (infinite loops which can be modified)
149+
150+
NMI_Handler PROC
151+
EXPORT NMI_Handler [WEAK]
152+
B .
153+
ENDP
154+
HardFault_Handler\
155+
PROC
156+
EXPORT HardFault_Handler [WEAK]
157+
B .
158+
ENDP
159+
SVC_Handler PROC
160+
EXPORT SVC_Handler [WEAK]
161+
B .
162+
ENDP
163+
PendSV_Handler PROC
164+
EXPORT PendSV_Handler [WEAK]
165+
B .
166+
ENDP
167+
SysTick_Handler PROC
168+
EXPORT SysTick_Handler [WEAK]
169+
B .
170+
ENDP
171+
172+
Default_Handler PROC
173+
174+
EXPORT WWDG_IRQHandler [WEAK]
175+
EXPORT PVD_VDDIO2_IRQHandler [WEAK]
176+
EXPORT RTC_IRQHandler [WEAK]
177+
EXPORT FLASH_IRQHandler [WEAK]
178+
EXPORT RCC_CRS_IRQHandler [WEAK]
179+
EXPORT EXTI0_1_IRQHandler [WEAK]
180+
EXPORT EXTI2_3_IRQHandler [WEAK]
181+
EXPORT EXTI4_15_IRQHandler [WEAK]
182+
EXPORT TSC_IRQHandler [WEAK]
183+
EXPORT DMA1_Ch1_IRQHandler [WEAK]
184+
EXPORT DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler [WEAK]
185+
EXPORT DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler [WEAK]
186+
EXPORT ADC1_COMP_IRQHandler [WEAK]
187+
EXPORT TIM1_BRK_UP_TRG_COM_IRQHandler [WEAK]
188+
EXPORT TIM1_CC_IRQHandler [WEAK]
189+
EXPORT TIM2_IRQHandler [WEAK]
190+
EXPORT TIM3_IRQHandler [WEAK]
191+
EXPORT TIM6_DAC_IRQHandler [WEAK]
192+
EXPORT TIM7_IRQHandler [WEAK]
193+
EXPORT TIM14_IRQHandler [WEAK]
194+
EXPORT TIM15_IRQHandler [WEAK]
195+
EXPORT TIM16_IRQHandler [WEAK]
196+
EXPORT TIM17_IRQHandler [WEAK]
197+
EXPORT I2C1_IRQHandler [WEAK]
198+
EXPORT I2C2_IRQHandler [WEAK]
199+
EXPORT SPI1_IRQHandler [WEAK]
200+
EXPORT SPI2_IRQHandler [WEAK]
201+
EXPORT USART1_IRQHandler [WEAK]
202+
EXPORT USART2_IRQHandler [WEAK]
203+
EXPORT USART3_8_IRQHandler [WEAK]
204+
EXPORT CEC_CAN_IRQHandler [WEAK]
205+
206+
207+
WWDG_IRQHandler
208+
PVD_VDDIO2_IRQHandler
209+
RTC_IRQHandler
210+
FLASH_IRQHandler
211+
RCC_CRS_IRQHandler
212+
EXTI0_1_IRQHandler
213+
EXTI2_3_IRQHandler
214+
EXTI4_15_IRQHandler
215+
TSC_IRQHandler
216+
DMA1_Ch1_IRQHandler
217+
DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler
218+
DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler
219+
ADC1_COMP_IRQHandler
220+
TIM1_BRK_UP_TRG_COM_IRQHandler
221+
TIM1_CC_IRQHandler
222+
TIM2_IRQHandler
223+
TIM3_IRQHandler
224+
TIM6_DAC_IRQHandler
225+
TIM7_IRQHandler
226+
TIM14_IRQHandler
227+
TIM15_IRQHandler
228+
TIM16_IRQHandler
229+
TIM17_IRQHandler
230+
I2C1_IRQHandler
231+
I2C2_IRQHandler
232+
SPI1_IRQHandler
233+
SPI2_IRQHandler
234+
USART1_IRQHandler
235+
USART2_IRQHandler
236+
USART3_8_IRQHandler
237+
CEC_CAN_IRQHandler
238+
239+
B .
240+
241+
ENDP
242+
243+
ALIGN
244+
END

‎libraries/mbed/targets/cmsis/TARGET_STM/TARGET_NUCLEO_F091RC/TOOLCHAIN_ARM_MICRO/stm32f091rc.sct

Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,45 @@
1+
; Scatter-Loading Description File
2+
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
3+
; Copyright (c) 2014, STMicroelectronics
4+
; All rights reserved.
5+
;
6+
; Redistribution and use in source and binary forms, with or without
7+
; modification, are permitted provided that the following conditions are met:
8+
;
9+
; 1. Redistributions of source code must retain the above copyright notice,
10+
; this list of conditions and the following disclaimer.
11+
; 2. Redistributions in binary form must reproduce the above copyright notice,
12+
; this list of conditions and the following disclaimer in the documentation
13+
; and/or other materials provided with the distribution.
14+
; 3. Neither the name of STMicroelectronics nor the names of its contributors
15+
; may be used to endorse or promote products derived from this software
16+
; without specific prior written permission.
17+
;
18+
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19+
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20+
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
21+
; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
22+
; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23+
; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
24+
; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
25+
; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
26+
; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27+
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28+
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
29+
30+
; STM32F091RC: 256KB FLASH (0x40000) + 32KB RAM (0x8000)
31+
32+
LR_IROM1 0x08000000 0x40000 { ; load region size_region
33+
ER_IROM1 0x08000000 0x40000 { ; load address = execution address
34+
*.o (RESET, +First)
35+
*(InRoot$$Sections)
36+
.ANY (+RO)
37+
}
38+
39+
; 48 vectors = 192 bytes (0xC0) to be reserved in RAM
40+
RW_IRAM1 (0x20000000+0xC0) (0x8000-0xC0) { ; RW data
41+
.ANY (+RW +ZI)
42+
}
43+
44+
}
45+

‎libraries/mbed/targets/cmsis/TARGET_STM/TARGET_NUCLEO_F091RC/TOOLCHAIN_ARM_MICRO/sys.cpp

Lines changed: 56 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,56 @@
1+
/* mbed Microcontroller Library - stackheap
2+
* Setup a fixed single stack/heap memory model,
3+
* between the top of the RW/ZI region and the stackpointer
4+
*******************************************************************************
5+
* Copyright (c) 2014, STMicroelectronics
6+
* All rights reserved.
7+
*
8+
* Redistribution and use in source and binary forms, with or without
9+
* modification, are permitted provided that the following conditions are met:
10+
*
11+
* 1. Redistributions of source code must retain the above copyright notice,
12+
* this list of conditions and the following disclaimer.
13+
* 2. Redistributions in binary form must reproduce the above copyright notice,
14+
* this list of conditions and the following disclaimer in the documentation
15+
* and/or other materials provided with the distribution.
16+
* 3. Neither the name of STMicroelectronics nor the names of its contributors
17+
* may be used to endorse or promote products derived from this software
18+
* without specific prior written permission.
19+
*
20+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21+
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22+
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
23+
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
24+
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
25+
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
26+
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
27+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
28+
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
29+
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30+
*******************************************************************************
31+
*/
32+
33+
#ifdef __cplusplus
34+
extern "C" {
35+
#endif
36+
37+
#include <rt_misc.h>
38+
#include <stdint.h>
39+
40+
extern char Image$$RW_IRAM1$$ZI$$Limit[];
41+
42+
extern __value_in_regs struct __initial_stackheap __user_setup_stackheap(uint32_t R0, uint32_t R1, uint32_t R2, uint32_t R3) {
43+
uint32_t zi_limit = (uint32_t)Image$$RW_IRAM1$$ZI$$Limit;
44+
uint32_t sp_limit = __current_sp();
45+
46+
zi_limit = (zi_limit + 7) & ~0x7; // ensure zi_limit is 8-byte aligned
47+
48+
struct __initial_stackheap r;
49+
r.heap_base = zi_limit;
50+
r.heap_limit = sp_limit;
51+
return r;
52+
}
53+
54+
#ifdef __cplusplus
55+
}
56+
#endif

0 commit comments

Comments
 (0)