@@ -490,11 +490,11 @@ HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pDat
490
490
/* Check the parameters */
491
491
assert_param (IS_TIM_DMA_INSTANCE (htim -> Instance ));
492
492
493
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
493
+ if (htim -> State == HAL_TIM_STATE_BUSY )
494
494
{
495
495
return HAL_BUSY ;
496
496
}
497
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
497
+ else if (htim -> State == HAL_TIM_STATE_READY )
498
498
{
499
499
if ((pData == NULL ) && (Length > 0U ))
500
500
{
@@ -942,11 +942,11 @@ HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
942
942
/* Check the parameters */
943
943
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
944
944
945
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
945
+ if (htim -> State == HAL_TIM_STATE_BUSY )
946
946
{
947
947
return HAL_BUSY ;
948
948
}
949
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
949
+ else if (htim -> State == HAL_TIM_STATE_READY )
950
950
{
951
951
if ((pData == NULL ) && (Length > 0U ))
952
952
{
@@ -1521,11 +1521,11 @@ HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channe
1521
1521
/* Check the parameters */
1522
1522
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
1523
1523
1524
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
1524
+ if (htim -> State == HAL_TIM_STATE_BUSY )
1525
1525
{
1526
1526
return HAL_BUSY ;
1527
1527
}
1528
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
1528
+ else if (htim -> State == HAL_TIM_STATE_READY )
1529
1529
{
1530
1530
if ((pData == NULL ) && (Length > 0U ))
1531
1531
{
@@ -2069,11 +2069,11 @@ HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
2069
2069
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
2070
2070
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
2071
2071
2072
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
2072
+ if (htim -> State == HAL_TIM_STATE_BUSY )
2073
2073
{
2074
2074
return HAL_BUSY ;
2075
2075
}
2076
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
2076
+ else if (htim -> State == HAL_TIM_STATE_READY )
2077
2077
{
2078
2078
if ((pData == NULL ) && (Length > 0U ))
2079
2079
{
@@ -2979,11 +2979,11 @@ HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Ch
2979
2979
/* Check the parameters */
2980
2980
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
2981
2981
2982
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
2982
+ if (htim -> State == HAL_TIM_STATE_BUSY )
2983
2983
{
2984
2984
return HAL_BUSY ;
2985
2985
}
2986
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
2986
+ else if (htim -> State == HAL_TIM_STATE_READY )
2987
2987
{
2988
2988
if ((((pData1 == NULL ) || (pData2 == NULL ))) && (Length > 0U ))
2989
2989
{
@@ -3901,11 +3901,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t
3901
3901
assert_param (IS_TIM_DMA_SOURCE (BurstRequestSrc ));
3902
3902
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
3903
3903
3904
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
3904
+ if (htim -> State == HAL_TIM_STATE_BUSY )
3905
3905
{
3906
3906
return HAL_BUSY ;
3907
3907
}
3908
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
3908
+ else if (htim -> State == HAL_TIM_STATE_READY )
3909
3909
{
3910
3910
if ((BurstBuffer == NULL ) && (BurstLength > 0U ))
3911
3911
{
@@ -4166,11 +4166,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t B
4166
4166
assert_param (IS_TIM_DMA_SOURCE (BurstRequestSrc ));
4167
4167
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
4168
4168
4169
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
4169
+ if (htim -> State == HAL_TIM_STATE_BUSY )
4170
4170
{
4171
4171
return HAL_BUSY ;
4172
4172
}
4173
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
4173
+ else if (htim -> State == HAL_TIM_STATE_READY )
4174
4174
{
4175
4175
if ((BurstBuffer == NULL ) && (BurstLength > 0U ))
4176
4176
{
0 commit comments