Skip to content

Commit 7465480

Browse files
pan-pawel2RyoheiHagimoto
pan-pawel2
authored and
RyoheiHagimoto
committed
hani_iot: add target files and update targets.json
1 parent 88c9dd8 commit 7465480

File tree

9 files changed

+971
-0
lines changed

9 files changed

+971
-0
lines changed

‎targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_LPC55S69/TARGET_HANI_IOT/PeripheralNames.h

Lines changed: 139 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,139 @@
1+
/* mbed Microcontroller Library
2+
* Copyright (c) 2006-2013 ARM Limited
3+
*
4+
* Licensed under the Apache License, Version 2.0 (the "License");
5+
* you may not use this file except in compliance with the License.
6+
* You may obtain a copy of the License at
7+
*
8+
* http://www.apache.org/licenses/LICENSE-2.0
9+
*
10+
* Unless required by applicable law or agreed to in writing, software
11+
* distributed under the License is distributed on an "AS IS" BASIS,
12+
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13+
* See the License for the specific language governing permissions and
14+
* limitations under the License.
15+
*/
16+
#ifndef MBED_PERIPHERALNAMES_H
17+
#define MBED_PERIPHERALNAMES_H
18+
19+
#include "cmsis.h"
20+
#include "PortNames.h"
21+
22+
#ifdef __cplusplus
23+
extern "C" {
24+
#endif
25+
26+
typedef enum {
27+
OSC32KCLK = 0,
28+
} RTCName;
29+
30+
typedef enum {
31+
UART_0 = Flexcomm0,
32+
UART_1 = Flexcomm2,
33+
UART_2 = Flexcomm6
34+
} UARTName;
35+
36+
#define STDIO_UART_TX USBTX
37+
#define STDIO_UART_RX USBRX
38+
#define STDIO_UART UART_0
39+
40+
typedef enum {
41+
I2C_0 = Flexcomm1,
42+
I2C_1 = Flexcomm4
43+
} I2CName;
44+
45+
#define TPM_SHIFT 8
46+
typedef enum {
47+
PWM_1 = (0 << TPM_SHIFT) | (0), // FTM0 CH0
48+
PWM_2 = (0 << TPM_SHIFT) | (1), // FTM0 CH1
49+
PWM_3 = (0 << TPM_SHIFT) | (2), // FTM0 CH2
50+
PWM_4 = (0 << TPM_SHIFT) | (3), // FTM0 CH3
51+
PWM_5 = (0 << TPM_SHIFT) | (4), // FTM0 CH4
52+
PWM_6 = (0 << TPM_SHIFT) | (5), // FTM0 CH5
53+
PWM_7 = (0 << TPM_SHIFT) | (6), // FTM0 CH6
54+
PWM_8 = (0 << TPM_SHIFT) | (7), // FTM0 CH7
55+
PWM_9 = (1 << TPM_SHIFT) | (0), // FTM1 CH0
56+
PWM_10 = (1 << TPM_SHIFT) | (1), // FTM1 CH1
57+
PWM_11 = (1 << TPM_SHIFT) | (2), // FTM1 CH2
58+
PWM_12 = (1 << TPM_SHIFT) | (3), // FTM1 CH3
59+
PWM_13 = (1 << TPM_SHIFT) | (4), // FTM1 CH4
60+
PWM_14 = (1 << TPM_SHIFT) | (5), // FTM1 CH5
61+
PWM_15 = (1 << TPM_SHIFT) | (6), // FTM1 CH6
62+
PWM_16 = (1 << TPM_SHIFT) | (7), // FTM1 CH7
63+
PWM_17 = (2 << TPM_SHIFT) | (0), // FTM2 CH0
64+
PWM_18 = (2 << TPM_SHIFT) | (1), // FTM2 CH1
65+
PWM_19 = (2 << TPM_SHIFT) | (2), // FTM2 CH2
66+
PWM_20 = (2 << TPM_SHIFT) | (3), // FTM2 CH3
67+
PWM_21 = (2 << TPM_SHIFT) | (4), // FTM2 CH4
68+
PWM_22 = (2 << TPM_SHIFT) | (5), // FTM2 CH5
69+
PWM_23 = (2 << TPM_SHIFT) | (6), // FTM2 CH6
70+
PWM_24 = (2 << TPM_SHIFT) | (7), // FTM2 CH7
71+
PWM_25 = (3 << TPM_SHIFT) | (0), // FTM3 CH0
72+
PWM_26 = (3 << TPM_SHIFT) | (1), // FTM3 CH1
73+
PWM_27 = (3 << TPM_SHIFT) | (2), // FTM3 CH2
74+
PWM_28 = (3 << TPM_SHIFT) | (3), // FTM3 CH3
75+
PWM_29 = (3 << TPM_SHIFT) | (4), // FTM3 CH4
76+
PWM_30 = (3 << TPM_SHIFT) | (5), // FTM3 CH5
77+
PWM_31 = (3 << TPM_SHIFT) | (6), // FTM3 CH6
78+
PWM_32 = (3 << TPM_SHIFT) | (7), // FTM3 CH7
79+
} PWMName;
80+
81+
#define ADC_INSTANCE_SHIFT 8
82+
#define ADC_B_CHANNEL_SHIFT 5
83+
84+
typedef enum {
85+
ADC0_SE0 = 0,
86+
ADC0_SE1 = 1,
87+
ADC0_SE2 = 2,
88+
ADC0_SE3 = 3,
89+
ADC0_SE4 = 4,
90+
ADC0_SE5 = 5,
91+
ADC0_SE6 = 6,
92+
ADC0_SE7 = 7,
93+
ADC0_SE8 = 8,
94+
ADC0_SE9 = 9,
95+
ADC0_SE10 = 10,
96+
ADC0_SE11 = 11,
97+
ADC0_SE12 = 12,
98+
ADC0_SE13 = 13,
99+
ADC0_SE14 = 14,
100+
ADC0_SE15 = 15,
101+
ADC0_SE0_B = (1 << ADC_B_CHANNEL_SHIFT) | 0,
102+
ADC0_SE1_B = (1 << ADC_B_CHANNEL_SHIFT) | 1,
103+
ADC0_SE2_B = (1 << ADC_B_CHANNEL_SHIFT) | 2,
104+
ADC0_SE3_B = (1 << ADC_B_CHANNEL_SHIFT) | 3,
105+
ADC0_SE4_B = (1 << ADC_B_CHANNEL_SHIFT) | 4,
106+
ADC0_SE5_B = (1 << ADC_B_CHANNEL_SHIFT) | 5,
107+
ADC0_SE6_B = (1 << ADC_B_CHANNEL_SHIFT) | 6,
108+
ADC0_SE7_B = (1 << ADC_B_CHANNEL_SHIFT) | 7,
109+
ADC0_SE8_B = (1 << ADC_B_CHANNEL_SHIFT) | 8,
110+
ADC0_SE9_B = (1 << ADC_B_CHANNEL_SHIFT) | 9,
111+
ADC0_SE10_B = (1 << ADC_B_CHANNEL_SHIFT) | 10,
112+
ADC0_SE11_B = (1 << ADC_B_CHANNEL_SHIFT) | 11,
113+
ADC0_SE12_B = (1 << ADC_B_CHANNEL_SHIFT) | 12,
114+
ADC0_SE13_B = (1 << ADC_B_CHANNEL_SHIFT) | 13,
115+
ADC0_SE14_B = (1 << ADC_B_CHANNEL_SHIFT) | 14,
116+
ADC0_SE15_B = (1 << ADC_B_CHANNEL_SHIFT) | 15
117+
} ADCName;
118+
119+
typedef enum {
120+
CAN_0 = 0,
121+
CAN_1 = 1
122+
} CANName;
123+
124+
#define SSELNUM_SHIFT 16
125+
typedef enum {
126+
SPI_0 = Flexcomm3,
127+
SPI_1 = Flexcomm5,
128+
SPI_2 = Flexcomm8
129+
} SPIName;
130+
131+
/* Flexcomm 8 on LPC55S69 is dedicated for HS-SPI and hence uses different naming convention */
132+
#define kFRO12M_to_FLEXCOMM8 (kFRO12M_to_HSLSPI)
133+
#define kFC8_RST_SHIFT_RSTn (kHSLSPI_RST_SHIFT_RSTn)
134+
135+
#ifdef __cplusplus
136+
}
137+
#endif
138+
139+
#endif

‎targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_LPC55S69/TARGET_HANI_IOT/PeripheralPinMaps.h

Lines changed: 145 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,145 @@
1+
/* mbed Microcontroller Library
2+
* Copyright (c) 2006-2013 ARM Limited
3+
*
4+
* Licensed under the Apache License, Version 2.0 (the "License");
5+
* you may not use this file except in compliance with the License.
6+
* You may obtain a copy of the License at
7+
*
8+
* http://www.apache.org/licenses/LICENSE-2.0
9+
*
10+
* Unless required by applicable law or agreed to in writing, software
11+
* distributed under the License is distributed on an "AS IS" BASIS,
12+
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13+
* See the License for the specific language governing permissions and
14+
* limitations under the License.
15+
*/
16+
17+
#ifndef MBED_PERIPHERALPINMAPS_H
18+
#define MBED_PERIPHERALPINMAPS_H
19+
20+
#include <mstd_cstddef>
21+
22+
/************RTC***************/
23+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_RTC[] = {
24+
{NC, OSC32KCLK, 0},
25+
};
26+
27+
/************ADC***************/
28+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_ADC[] = {
29+
{P0_23, ADC0_SE0, 0},
30+
{P0_10, ADC0_SE1, 0},
31+
{P0_31, ADC0_SE3, 0},
32+
{P1_8, ADC0_SE4, 0},
33+
{P2_0, ADC0_SE5, 0},
34+
{P2_13, ADC0_SE6, 0},
35+
{P2_11, ADC0_SE7, 0},
36+
{NC , NC , 0}
37+
};
38+
39+
/************CAN***************/
40+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_CAN_TD[] = {
41+
{NC , NC , 0}
42+
};
43+
44+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_CAN_RD[] = {
45+
{NC , NC , 0}
46+
};
47+
48+
49+
/************DAC***************/
50+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_DAC[] = {
51+
{NC , NC , 0}
52+
};
53+
54+
/************I2C***************/
55+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_I2C_SDA[] = {
56+
{P0_13, I2C_0, 1},
57+
{P1_21, I2C_1, 5},
58+
{NC , NC , 0}
59+
};
60+
61+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_I2C_SCL[] = {
62+
{P0_14, I2C_0, 1},
63+
{P1_20, I2C_1, 5},
64+
{NC , NC , 0}
65+
};
66+
67+
/************UART***************/
68+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_UART_TX[] = {
69+
{P0_30, UART_0, 1},
70+
{P1_6, UART_0, 1},
71+
{P0_27, UART_1, 1},
72+
{NC , NC , 0}
73+
};
74+
75+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_UART_RX[] = {
76+
{P0_29, UART_0, 1},
77+
{P1_5, UART_0, 1},
78+
{P1_24, UART_1, 1},
79+
{NC , NC , 0}
80+
};
81+
82+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_UART_CTS[] = {
83+
{P1_8, UART_0, 1},
84+
{P1_26, UART_1, 1},
85+
{NC , NC , 0}
86+
};
87+
88+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_UART_RTS[] = {
89+
{P1_7, UART_0, 1},
90+
{P1_27, UART_1, 1},
91+
{NC , NC , 0}
92+
};
93+
94+
/************SPI***************/
95+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_SPI_SCLK[] = {
96+
{P0_6, SPI_0, 1},
97+
{P0_21, SPI_1, 7},
98+
{P1_2, SPI_2, 6},
99+
{NC , NC , 0}
100+
};
101+
102+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_SPI_MOSI[] = {
103+
{P0_3, SPI_0, 1},
104+
{P0_20, SPI_1, 7},
105+
{P0_26, SPI_2, 9},
106+
{NC , NC , 0}
107+
};
108+
109+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_SPI_MISO[] = {
110+
{P0_2, SPI_0, 1},
111+
{P0_19, SPI_1, 7},
112+
{P1_3, SPI_2, 6},
113+
{NC , NC , 0}
114+
};
115+
116+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_SPI_SSEL[] = {
117+
{P0_4, SPI_0, 8},
118+
{P1_20, SPI_1, ((1 << SSELNUM_SHIFT) | 1)},
119+
{P1_1, SPI_2, ((1 << SSELNUM_SHIFT) | 5)},
120+
{NC , NC , 0}
121+
};
122+
123+
/************PWM***************/
124+
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_PWM[] = {
125+
{NC , NC , 0}
126+
};
127+
128+
129+
#define PINMAP_ANALOGIN PinMap_ADC
130+
#define PINMAP_ANALOGOUT PinMap_DAC
131+
#define PINMAP_I2C_SDA PinMap_I2C_SDA
132+
#define PINMAP_I2C_SCL PinMap_I2C_SCL
133+
#define PINMAP_UART_TX PinMap_UART_TX
134+
#define PINMAP_UART_RX PinMap_UART_RX
135+
#define PINMAP_UART_CTS PinMap_UART_CTS
136+
#define PINMAP_UART_RTS PinMap_UART_RTS
137+
#define PINMAP_SPI_SCLK PinMap_SPI_SCLK
138+
#define PINMAP_SPI_MOSI PinMap_SPI_MOSI
139+
#define PINMAP_SPI_MISO PinMap_SPI_MISO
140+
#define PINMAP_SPI_SSEL PinMap_SPI_SSEL
141+
#define PINMAP_PWM PinMap_PWM
142+
#define PINMAP_CAN_TD PinMap_CAN_TD
143+
#define PINMAP_CAN_RD PinMap_CAN_RD
144+
145+
#endif

‎targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_LPC55S69/TARGET_HANI_IOT/PeripheralPins.c

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
/* mbed Microcontroller Library
2+
* Copyright (c) 2006-2013 ARM Limited
3+
*
4+
* Licensed under the Apache License, Version 2.0 (the "License");
5+
* you may not use this file except in compliance with the License.
6+
* You may obtain a copy of the License at
7+
*
8+
* http://www.apache.org/licenses/LICENSE-2.0
9+
*
10+
* Unless required by applicable law or agreed to in writing, software
11+
* distributed under the License is distributed on an "AS IS" BASIS,
12+
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13+
* See the License for the specific language governing permissions and
14+
* limitations under the License.
15+
*/
16+
17+
#include "PeripheralPins.h"
18+
#include "PeripheralPinMaps.h"

0 commit comments

Comments
 (0)