Skip to content

Commit 7d23f0f

Browse files
committed
[TARGET_STMF0] change numerical value by its define
1 parent 0d72a40 commit 7d23f0f

File tree

7 files changed

+7
-7
lines changed

7 files changed

+7
-7
lines changed

libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_DISCO_F051R8/cmsis_nvic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
4444
for (i = 0; i < NVIC_NUM_VECTORS; i++) {
4545
*((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
4646
}
47-
SYSCFG->CFGR1 |= 0x03; // Embedded SRAM mapped at 0x00000000
47+
SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
4848
NVIC_vtor_remap = 1; // The vectors remap is done
4949
}
5050

libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F030R8/cmsis_nvic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
4444
for (i = 0; i < NVIC_NUM_VECTORS; i++) {
4545
*((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
4646
}
47-
SYSCFG->CFGR1 |= 0x03; // Embedded SRAM mapped at 0x00000000
47+
SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
4848
NVIC_vtor_remap = 1; // The vectors remap is done
4949
}
5050

libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F031K6/cmsis_nvic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
4444
for (i = 0; i < NVIC_NUM_VECTORS; i++) {
4545
*((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
4646
}
47-
SYSCFG->CFGR1 |= 0x03; // Embedded SRAM mapped at 0x00000000
47+
SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
4848
NVIC_vtor_remap = 1; // The vectors remap is done
4949
}
5050

libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F042K6/cmsis_nvic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
4444
for (i = 0; i < NVIC_NUM_VECTORS; i++) {
4545
*((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
4646
}
47-
SYSCFG->CFGR1 |= 0x03; // Embedded SRAM mapped at 0x00000000
47+
SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
4848
NVIC_vtor_remap = 1; // The vectors remap is done
4949
}
5050

libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F070RB/cmsis_nvic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
4444
for (i = 0; i < NVIC_NUM_VECTORS; i++) {
4545
*((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
4646
}
47-
SYSCFG->CFGR1 |= 0x03; // Embedded SRAM mapped at 0x00000000
47+
SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
4848
NVIC_vtor_remap = 1; // The vectors remap is done
4949
}
5050

libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F072RB/cmsis_nvic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
4444
for (i = 0; i < NVIC_NUM_VECTORS; i++) {
4545
*((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
4646
}
47-
SYSCFG->CFGR1 |= 0x03; // Embedded SRAM mapped at 0x00000000
47+
SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
4848
NVIC_vtor_remap = 1; // The vectors remap is done
4949
}
5050

libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F091RC/cmsis_nvic.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
4444
for (i = 0; i < NVIC_NUM_VECTORS; i++) {
4545
*((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
4646
}
47-
SYSCFG->CFGR1 |= 0x03; // Embedded SRAM mapped at 0x00000000
47+
SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
4848
NVIC_vtor_remap = 1; // The vectors remap is done
4949
}
5050

0 commit comments

Comments
 (0)