@@ -112,20 +112,14 @@ extern "C" {
112
112
* \defgroup hal_GeneralSerial Serial Configuration Functions
113
113
*
114
114
* # Defined behavior
115
- * * ::serial_init initializes the serial peripheral.
116
- * * ::serial_init sets the default parameters for serial peripheral
117
- ^^^ FIXME, are the defaults given, or platform specific?
118
- Set to 9600, 8N1? Use MBED_CONF_PLATFORM_DEFAULT_SERIAL_BAUD_RATE?
119
-
120
- * * ::serial_init configures its specified pins.
121
- * * ::serial_free releases the serial peripheral.
115
+ * * ::serial_init initializes the ::serial_t
116
+ * * ::serial_init sets the default parameters for serial peripheral (9600 bps, 8N1 format)
117
+ * * ::serial_init configures the specified pins
118
+ * * ::serial_free releases the serial peripheral
122
119
* * ::serial_baud configures the baud rate
123
- * ^^^ FIXME, are any baudrates mandatory?
124
-
120
+ * * at least 9600 bps the baud rate must be supported
125
121
* * ::serial_format configures the transmission format (number of bits, parity and the number of stop bits)
126
- ^^^ FIXME, which values are mandatory?
127
- Any other than 8N1?
128
-
122
+ * * at least 8N1 format must be supported
129
123
* * ::serial_irq_handler registers the interrupt handler which will be invoked when the interrupt fires.
130
124
* * ::serial_irq_set enables or disables the serial RX or TX IRQ.
131
125
* * If `RxIrq` is enabled by ::serial_irq_set, ::serial_irq_handler will be invoked whenever
@@ -140,10 +134,7 @@ extern "C" {
140
134
* * ::serial_putc is a blocking call (waits for a peripheral to be available).
141
135
* * ::serial_readable returns non-zero value if a character can be read, 0 otherwise.
142
136
* * ::serial_writable returns non-zero value if a character can be written, 0 otherwise.
143
- * * ::serial_clear clears the serial peripheral
144
- ^^^ FIXME, what does that actually mean?
145
- Reset both RX and TX FIFOs (and shift registers)?
146
-
137
+ * * ::serial_clear clears the ::serial_t RX/TX buffers
147
138
* * ::serial_break_set sets the break signal.
148
139
* * ::serial_break_clear clears the break signal.
149
140
* * ::serial_pinout_tx configures the TX pin as an output (to be used in half-duplex mode).
@@ -152,17 +143,13 @@ extern "C" {
152
143
* otherwise software emulation is used.
153
144
* * ::serial_tx_asynch starts the serial asynchronous transfer.
154
145
* * ::serial_tx_asynch writes `tx_length` bytes from the `tx` to the bus.
155
- * * ::serial_tx_asynch ignores the `tx_width` argument
156
- ^^^ FIXME, is this valid; does deprecated == ignored?
157
-
146
+ * * ::serial_tx_asynch must support 8 bits words
158
147
* * The callback given to ::serial_tx_asynch is invoked when the transfer completes.
159
148
* * ::serial_tx_asynch specifies the logical OR of events to be registered.
160
149
* * The ::serial_tx_asynch function may use the `DMAUsage` hint to select the appropriate async algorithm.
161
150
* * ::serial_rx_asynch starts the serial asynchronous transfer.
162
151
* * ::serial_rx_asynch reads `rx_length` bytes to the `rx` buffer.
163
- * * ::serial_rx_asynch ignores the `rx_width` argument
164
- ^^^ FIXME, is this valid; does deprecated == ignored?
165
-
152
+ * * ::serial_rx_asynch must support 8 bits words
166
153
* * The callback given to ::serial_rx_asynch is invoked when the transfer completes.
167
154
* * ::serial_rx_asynch specifies the logical OR of events to be registered.
168
155
* * The ::serial_rx_asynch function may use the `DMAUsage` hint to select the appropriate async algorithm.
0 commit comments