We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 01e730c + 4d66e2d commit b28b71eCopy full SHA for b28b71e
libraries/mbed/targets/cmsis/TARGET_STM/TARGET_STM32F0/TARGET_NUCLEO_F072RB/system_stm32f0xx.c
@@ -444,7 +444,7 @@ uint8_t SetSysClock_PLL_HSI(void)
444
RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
445
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
446
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI; // HSI div 2
447
- RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
+ RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
448
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
449
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
450
return 0; // FAIL
0 commit comments