Skip to content

Commit bdb4ab9

Browse files
authored
Merge pull request #2472 from ytsuboi/master
[TY51822r3] Added exporting support
2 parents 8568c9e + f8a6af1 commit bdb4ab9

File tree

3 files changed

+20
-0
lines changed

3 files changed

+20
-0
lines changed

hal/targets.json

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1536,6 +1536,7 @@
15361536
"TY51822R3": {
15371537
"inherits": ["MCU_NRF51_32K_UNIFIED"],
15381538
"macros_add": ["TARGET_NRF_32MHZ_XTAL"],
1539+
"progen": {"target": "ty51822r3"},
15391540
"device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPI_ASYNCH", "SPISLAVE"],
15401541
"detect_code": ["1019"],
15411542
"release_versions": ["2", "5"]

tools/export/gcc_arm_ty51822r3.tmpl

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
{% extends "gcc_arm_common.tmpl" %}
2+
3+
{% block target_all %}
4+
all: $(PROJECT).bin $(PROJECT)-combined.hex size
5+
{% endblock %}
6+
7+
{% block additional_variables %}
8+
SOFTDEVICE = {% for f in hex_files %}{{f}} {% endfor %}
9+
{% endblock %}
10+
11+
{% block additional_executables %}
12+
SREC_CAT = srec_cat
13+
{% endblock %}
14+
15+
{% block additional_targets %}
16+
$(PROJECT)-combined.hex: $(PROJECT).hex
17+
$(SREC_CAT) $(SOFTDEVICE) -intel $(PROJECT).hex -intel -o $(PROJECT)-combined.hex -intel --line-length=44
18+
{% endblock %}

tools/export/gccarm.py

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -58,6 +58,7 @@ class GccArm(Exporter):
5858
'ARCH_PRO',
5959
'NRF51822',
6060
'HRM1017',
61+
'TY51822R3',
6162
'RBLAB_NRF51822',
6263
'RBLAB_BLENANO',
6364
'LPC2368',

0 commit comments

Comments
 (0)