Skip to content

Commit c3595f4

Browse files
pmancele0xc0170
authored andcommitted
NUCLEO_L496ZG change LPUART1 clock source to fix crash on serial init
1 parent f281f51 commit c3595f4

File tree

1 file changed

+4
-0
lines changed
  • targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L496xG/TARGET_NUCLEO_L496ZG

1 file changed

+4
-0
lines changed

targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L496xG/TARGET_NUCLEO_L496ZG/system_clock.c

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -341,6 +341,10 @@ uint8_t SetSysClock_PLL_MSI(void)
341341
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
342342
PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_MSI; /* 48 MHz */
343343
HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
344+
/* Select LSE as clock source for LPUART1 */
345+
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
346+
PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
347+
HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
344348

345349
// Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers
346350
RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);

0 commit comments

Comments
 (0)