File tree Expand file tree Collapse file tree 2 files changed +3
-0
lines changed
targets/TARGET_STM/TARGET_STM32G0
TARGET_STM32G031xx/TARGET_NUCLEO_G031K8
TARGET_STM32G071xx/TARGET_NUCLEO_G071RB Expand file tree Collapse file tree 2 files changed +3
-0
lines changed Original file line number Diff line number Diff line change @@ -99,6 +99,7 @@ uint8_t SetSysClock_PLL_HSI(void)
99
99
100
100
/** Configure the main internal regulator output voltage
101
101
*/
102
+ __HAL_RCC_PWR_CLK_ENABLE ();
102
103
HAL_PWREx_ControlVoltageScaling (PWR_REGULATOR_VOLTAGE_SCALE1 );
103
104
/** Initializes the CPU, AHB and APB busses clocks
104
105
*/
Original file line number Diff line number Diff line change @@ -97,6 +97,7 @@ uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
97
97
98
98
/** Configure the main internal regulator output voltage
99
99
*/
100
+ __HAL_RCC_PWR_CLK_ENABLE ();
100
101
HAL_PWREx_ControlVoltageScaling (PWR_REGULATOR_VOLTAGE_SCALE1 );
101
102
/** Initializes the CPU, AHB and APB busses clocks
102
103
*/
@@ -139,6 +140,7 @@ uint8_t SetSysClock_PLL_HSI(void)
139
140
140
141
/** Configure the main internal regulator output voltage
141
142
*/
143
+ __HAL_RCC_PWR_CLK_ENABLE ();
142
144
HAL_PWREx_ControlVoltageScaling (PWR_REGULATOR_VOLTAGE_SCALE1 );
143
145
/** Initializes the CPU, AHB and APB busses clocks
144
146
*/
You can’t perform that action at this time.
0 commit comments