File tree Expand file tree Collapse file tree 7 files changed +22
-14
lines changed
libraries/mbed/targets/cmsis/TARGET_NXP/TARGET_LPC11UXX Expand file tree Collapse file tree 7 files changed +22
-14
lines changed Original file line number Diff line number Diff line change @@ -6,9 +6,12 @@ LR_IROM1 0x00000000 0x8000 { ; load region size_region (32k)
6
6
.ANY (+RO)
7
7
}
8
8
; 8_byte_aligned(48 vect * 4 bytes) = 8_byte_aligned(0xC0) = 0xC0
9
- ; 8KB - 0xC0 = 0xF40
10
- RW_IRAM1 0x100000C0 0xF40 {
9
+ ; 8KB - 0xC0 = 0x1F40
10
+ RW_IRAM1 0x100000C0 0x1F40 {
11
11
.ANY (+RW +ZI)
12
12
}
13
+ RW_IRAM2 0x20004000 0x800 { ; RW data, USB RAM
14
+ .ANY (USBRAM)
15
+ }
13
16
}
14
17
Original file line number Diff line number Diff line change @@ -25,7 +25,7 @@ Stack_Size EQU 0x00000400
25
25
EXPORT __initial_sp
26
26
27
27
Stack_Mem SPACE Stack_Size
28
- __initial_sp EQU 0x10001000 ; Top of RAM from LPC11U
28
+ __initial_sp EQU 0x10002000 ; Top of RAM from LPC11U
29
29
30
30
31
31
Heap_Size EQU 0x00000000
Original file line number Diff line number Diff line change @@ -6,9 +6,12 @@ LR_IROM1 0x00000000 0x8000 { ; load region size_region (32k)
6
6
.ANY (+RO)
7
7
}
8
8
; 8_byte_aligned(48 vect * 4 bytes) = 8_byte_aligned(0xC0) = 0xC0
9
- ; 8KB - 0xC0 = 0xF40
10
- RW_IRAM1 0x100000C0 0xF40 {
9
+ ; 8KB - 0xC0 = 0x1F40
10
+ RW_IRAM1 0x100000C0 0x1F40 {
11
11
.ANY (+RW +ZI)
12
12
}
13
+ RW_IRAM2 0x20004000 0x800 { ; RW data, USB RAM
14
+ .ANY (USBRAM)
15
+ }
13
16
}
14
17
Original file line number Diff line number Diff line change 19
19
; *
20
20
; *****************************************************************************/
21
21
22
- __initial_sp EQU 0x10001000 ; Top of RAM from LPC11U
22
+ __initial_sp EQU 0x10002000 ; Top of RAM from LPC11U
23
23
24
24
PRESERVE8
25
25
THUMB
Original file line number Diff line number Diff line change 4
4
MEMORY
5
5
{
6
6
FLASH (rx) : ORIGIN = 0x00000000, LENGTH = 32K
7
- RAM (rwx) : ORIGIN = 0x100000C0, LENGTH = 0xF40
7
+ RAM (rwx) : ORIGIN = 0x100000C0, LENGTH = 0x1F40
8
+ USB_RAM (rwx) : ORIGIN = 0x20004000, LENGTH = 0x800
8
9
}
9
10
10
11
/* Linker script to place sections and symbol values. Should be used together
Original file line number Diff line number Diff line change 7
7
{
8
8
/* Define each memory region */
9
9
MFlash32 (rx) : ORIGIN = 0x0, LENGTH = 0x8000 /* 32k */
10
- RamLoc4 (rwx) : ORIGIN = 0x100000C0, LENGTH = 0xF40 /* 4k */
10
+ RamLoc8 (rwx) : ORIGIN = 0x100000C0, LENGTH = 0x1F40 /* 8k */
11
11
RamUsb2 (rwx) : ORIGIN = 0x20004000, LENGTH = 0x800 /* 2k */
12
12
}
13
13
/* Define a symbol for the top of each memory region */
14
14
__top_MFlash32 = 0x0 + 0x8000;
15
- __top_RamLoc4 = 0x10000000 + 0x1000 ;
15
+ __top_RamLoc8 = 0x10000000 + 0x2000 ;
16
16
__top_RamUsb2 = 0x20004000 + 0x800;
17
17
18
18
ENTRY (ResetISR )
@@ -116,7 +116,7 @@ SECTIONS
116
116
.uninit_RESERVED : ALIGN (4)
117
117
{
118
118
KEEP(*(.bss.$RESERVED*))
119
- } > RamLoc4
119
+ } > RamLoc8
120
120
121
121
.data : ALIGN (4)
122
122
{
@@ -126,7 +126,7 @@ SECTIONS
126
126
*(.data*)
127
127
. = ALIGN (4) ;
128
128
_edata = .;
129
- } > RamLoc4 AT>MFlash32
129
+ } > RamLoc8 AT>MFlash32
130
130
131
131
132
132
.bss_RAM2 : ALIGN (4)
@@ -145,8 +145,8 @@ SECTIONS
145
145
. = ALIGN (4) ;
146
146
_ebss = .;
147
147
PROVIDE (end = .);
148
- } > RamLoc4
148
+ } > RamLoc8
149
149
150
150
PROVIDE (_pvHeapStart = .);
151
- PROVIDE (_vStackTop = __top_RamLoc4 - 0);
151
+ PROVIDE (_vStackTop = __top_RamLoc8 - 0);
152
152
}
Original file line number Diff line number Diff line change 27
27
{
28
28
rom (rx) : ORIGIN = 0x00000000, LENGTH = 32K
29
29
30
- ram (rwx) : ORIGIN = 0x100000C0, LENGTH = 0xF40
30
+ ram (rwx) : ORIGIN = 0x100000C0, LENGTH = 0x1F40
31
+ usb_ram (rwx) : ORIGIN = 0x20004000, LENGTH = 0x800
31
32
}
32
33
33
34
/* These force the linker to search for particular symbols from
You can’t perform that action at this time.
0 commit comments