@@ -349,6 +349,42 @@ typedef enum {
349
349
QSPI_FLASH1_SCK = PA_3 ,
350
350
QSPI_FLASH1_CSN = PB_11 ,
351
351
352
+ /**** STMOD+ pins ****/
353
+ STMOD_1 = PG_11 , // UART1_CTS // SPI3_MOSI // PWM_15
354
+ STMOD_2 = PB_6 , // UART1_TX // CAN2_TD // I2C1_SCL // PWM_4
355
+ STMOD_3 = PG_10 , // UART1_RX // PWM_15 // SPI3_MISO
356
+ STMOD_4 = PG_12 , // UART1_RTS
357
+ // STMOD_5 is connected to GND
358
+ // STMOD_6 is connected to +5V
359
+ STMOD_7 = PB_8 , // I2C1_SCL // CAN1_RD // PWM_4
360
+ STMOD_8 = PI_3 , // SPI2_MOSI
361
+ STMOD_9 = PD_3 , // SPI2_MISO // SPI2_SCLK // UART2_CTS
362
+ STMOD_10 = PB_7 , // I2C1_SDA // UART1_RX // UART4_CTS
363
+ STMOD_11 = PH_2 ,
364
+ STMOD_12 = PB_2 ,
365
+ STMOD_13 = PA_4 , // ADC1_IN9 // DAC1_OUT1
366
+ STMOD_14 = PA_0 , // ADC1_IN5 // PWM_2 // UART4_TX // UART2_CTS
367
+ // STMOD_15 is connected to +5V
368
+ // STMOD_16 is connected to GND
369
+ STMOD_17 = PC_7 , // PWM_3
370
+ STMOD_18 = PC_2 , // SPI2_MISO // ADC1_IN3
371
+ STMOD_19 = PB_12 , // LPUART1_RTS // CAN2_RD
372
+ STMOD_20 = PC_2 , // ADC1_IN3 // SPI2_MISO
373
+
374
+ /**** PMOD pins ****/
375
+ PMOD_1 = STMOD_1 ,
376
+ PMOD_2 = STMOD_2 ,
377
+ PMOD_3 = STMOD_3 ,
378
+ PMOD_4 = STMOD_4 ,
379
+ // PMOD_5 is connected to GND
380
+ // PMOD_6 is connected to +3V3
381
+ PMOD_7 = STMOD_11 ,
382
+ PMOD_8 = STMOD_12 ,
383
+ // PMOD_9 is not connected
384
+ // PMOD_10 is not connected
385
+ // PMOD_11 is connected to GND
386
+ // PMOD_12 is connected to +3V3
387
+
352
388
// Not connected
353
389
NC = (int )0xFFFFFFFF
354
390
} PinName ;
0 commit comments