We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9284b03 commit 2dcc71aCopy full SHA for 2dcc71a
llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp
@@ -191,7 +191,7 @@ MachineOperand *GCNDPPCombine::getOldOpndValue(MachineOperand &OldOpnd) const {
191
return &OldOpnd;
192
}
193
194
-static unsigned getOperandSize(MachineInstr &MI, unsigned Idx,
+[[maybe_unused]] static unsigned getOperandSize(MachineInstr &MI, unsigned Idx,
195
MachineRegisterInfo &MRI) {
196
int16_t RegClass = MI.getDesc().operands()[Idx].RegClass;
197
if (RegClass == -1)
0 commit comments