Skip to content

Commit 7a5ec55

Browse files
committed
[legalizetypes] Push fp16 -> fp32 extension node to worklist.
Summary: This way, the type legalization machinery will take care of registering the result of this node properly. This patches fixes all failing fp16 test cases with expensive checks. (CodeGen/ARM/fp16-promote.ll, CodeGen/ARM/fp16.ll, CodeGen/X86/cvt16.ll CodeGen/X86/soft-fp.ll) Reviewers: t.p.northover, baldrick, olista01, bogner, jmolloy, davidxl, ab, echristo, hfinkel Reviewed By: hfinkel Subscribers: mehdi_amini, hfinkel, davide, RKSimon, aemerson, llvm-commits Differential Revision: https://reviews.llvm.org/D28195 llvm-svn: 293765
1 parent 0085af6 commit 7a5ec55

File tree

3 files changed

+7
-5
lines changed

3 files changed

+7
-5
lines changed

llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -459,7 +459,7 @@ SDValue DAGTypeLegalizer::SoftenFloatRes_FP_EXTEND(SDNode *N) {
459459
if (Op.getValueType() == MVT::f16 && N->getValueType(0) != MVT::f32) {
460460
Op = DAG.getNode(ISD::FP_EXTEND, SDLoc(N), MVT::f32, Op);
461461
if (getTypeAction(MVT::f32) == TargetLowering::TypeSoftenFloat)
462-
SoftenFloatResult(Op.getNode(), 0);
462+
AddToWorklist(Op.getNode());
463463
}
464464

465465
if (getTypeAction(Op.getValueType()) == TargetLowering::TypePromoteFloat) {
@@ -472,8 +472,6 @@ SDValue DAGTypeLegalizer::SoftenFloatRes_FP_EXTEND(SDNode *N) {
472472
}
473473

474474
RTLIB::Libcall LC = RTLIB::getFPEXT(Op.getValueType(), N->getValueType(0));
475-
if (getTypeAction(Op.getValueType()) == TargetLowering::TypeSoftenFloat)
476-
Op = GetSoftenedFloat(Op);
477475
assert(LC != RTLIB::UNKNOWN_LIBCALL && "Unsupported FP_EXTEND!");
478476
return TLI.makeLibCall(DAG, LC, NVT, Op, false, SDLoc(N)).first;
479477
}

llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -199,8 +199,7 @@ bool DAGTypeLegalizer::run() {
199199
// non-leaves.
200200
for (SDNode &Node : DAG.allnodes()) {
201201
if (Node.getNumOperands() == 0) {
202-
Node.setNodeId(ReadyToProcess);
203-
Worklist.push_back(&Node);
202+
AddToWorklist(&Node);
204203
} else {
205204
Node.setNodeId(Unanalyzed);
206205
}

llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -191,6 +191,11 @@ class LLVM_LIBRARY_VISIBILITY DAGTypeLegalizer {
191191
void SplitInteger(SDValue Op, EVT LoVT, EVT HiVT,
192192
SDValue &Lo, SDValue &Hi);
193193

194+
void AddToWorklist(SDNode *N) {
195+
N->setNodeId(ReadyToProcess);
196+
Worklist.push_back(N);
197+
}
198+
194199
//===--------------------------------------------------------------------===//
195200
// Integer Promotion Support: LegalizeIntegerTypes.cpp
196201
//===--------------------------------------------------------------------===//

0 commit comments

Comments
 (0)