Skip to content

Commit 6b34fca

Browse files
tangaacIanWood1
tangaac
authored and
IanWood1
committed
[LoongArch] Pre-commit for widen shuffle mask (llvm#136544)
1 parent 860e07c commit 6b34fca

File tree

2 files changed

+274
-0
lines changed

2 files changed

+274
-0
lines changed

‎llvm/test/CodeGen/LoongArch/lasx/widen-shuffle-mask.ll

Lines changed: 137 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,137 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2+
; RUN: llc --mtriple=loongarch64 --mattr=+lasx < %s | FileCheck %s
3+
4+
define <32 x i8> @widen_shuffle_mask_v32i8_to_v16i16(<32 x i8> %a, <32 x i8> %b) {
5+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_v16i16:
6+
; CHECK: # %bb.0:
7+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI0_0)
8+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI0_0)
9+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
10+
; CHECK-NEXT: ret
11+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 32, i32 33, i32 34, i32 35, i32 24, i32 25, i32 26, i32 27, i32 48, i32 49, i32 50, i32 51, i32 52, i32 53, i32 54, i32 55, i32 60, i32 61, i32 30, i32 31>
12+
ret <32 x i8> %r
13+
}
14+
15+
define <32 x i8> @widen_shuffle_mask_v32i8_to_v8i32(<32 x i8> %a, <32 x i8> %b) {
16+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_v8i32:
17+
; CHECK: # %bb.0:
18+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI1_0)
19+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI1_0)
20+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
21+
; CHECK-NEXT: ret
22+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 32, i32 33, i32 34, i32 35, i32 24, i32 25, i32 26, i32 27, i32 48, i32 49, i32 50, i32 51, i32 52, i32 53, i32 54, i32 55, i32 60, i32 61, i32 62, i32 63>
23+
ret <32 x i8> %r
24+
}
25+
26+
define <32 x i8> @widen_shuffle_mask_v32i8_to_v4i64(<32 x i8> %a, <32 x i8> %b) {
27+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_v4i64:
28+
; CHECK: # %bb.0:
29+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI2_0)
30+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI2_0)
31+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
32+
; CHECK-NEXT: ret
33+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31, i32 48, i32 49, i32 50, i32 51, i32 52, i32 53, i32 54, i32 55>
34+
ret <32 x i8> %r
35+
}
36+
37+
define <16 x i16> @widen_shuffle_mask_v16i16_to_v8i32(<16 x i16> %a, <16 x i16> %b) {
38+
; CHECK-LABEL: widen_shuffle_mask_v16i16_to_v8i32:
39+
; CHECK: # %bb.0:
40+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI3_0)
41+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI3_0)
42+
; CHECK-NEXT: xvshuf.h $xr2, $xr1, $xr0
43+
; CHECK-NEXT: xvori.b $xr0, $xr2, 0
44+
; CHECK-NEXT: ret
45+
%r = shufflevector <16 x i16> %a, <16 x i16> %b, <16 x i32> <i32 0, i32 1, i32 6, i32 7, i32 16, i32 17, i32 2, i32 3, i32 10, i32 11, i32 12, i32 13, i32 24, i32 25, i32 26, i32 27>
46+
ret <16 x i16> %r
47+
}
48+
49+
define <16 x i16> @widen_shuffle_mask_v16i16_to_v4i64(<16 x i16> %a, <16 x i16> %b) {
50+
; CHECK-LABEL: widen_shuffle_mask_v16i16_to_v4i64:
51+
; CHECK: # %bb.0:
52+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI4_0)
53+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI4_0)
54+
; CHECK-NEXT: xvshuf.h $xr2, $xr1, $xr0
55+
; CHECK-NEXT: xvori.b $xr0, $xr2, 0
56+
; CHECK-NEXT: ret
57+
%r = shufflevector <16 x i16> %a, <16 x i16> %b, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 20, i32 21, i32 22, i32 23, i32 12, i32 13, i32 14, i32 15, i32 28, i32 29, i32 30, i32 31>
58+
ret <16 x i16> %r
59+
}
60+
61+
define <8 x i32> @widen_shuffle_mask_v8i32_to_v4i64(<8 x i32> %a, <8 x i32> %b) {
62+
; CHECK-LABEL: widen_shuffle_mask_v8i32_to_v4i64:
63+
; CHECK: # %bb.0:
64+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI5_0)
65+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI5_0)
66+
; CHECK-NEXT: xvshuf.w $xr2, $xr1, $xr0
67+
; CHECK-NEXT: xvori.b $xr0, $xr2, 0
68+
; CHECK-NEXT: ret
69+
%r = shufflevector <8 x i32> %a, <8 x i32> %b, <8 x i32> <i32 0, i32 1, i32 8, i32 9, i32 14, i32 15, i32 6, i32 7>
70+
ret <8 x i32> %r
71+
}
72+
73+
define <32 x i8> @widen_shuffle_mask_v32i8_to_xvpackev_h(<32 x i8> %a, <32 x i8> %b) {
74+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_xvpackev_h:
75+
; CHECK: # %bb.0:
76+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI6_0)
77+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI6_0)
78+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
79+
; CHECK-NEXT: ret
80+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 0, i32 1, i32 32, i32 33, i32 4, i32 5, i32 36, i32 37, i32 8, i32 9, i32 40, i32 41, i32 12, i32 13, i32 44, i32 45, i32 16, i32 17, i32 48, i32 49, i32 20, i32 21, i32 52, i32 53, i32 24, i32 25, i32 56, i32 57, i32 28, i32 29, i32 60, i32 61>
81+
ret <32 x i8> %r
82+
}
83+
84+
define <32 x i8> @widen_shuffle_mask_v32i8_to_xvpackod_h(<32 x i8> %a, <32 x i8> %b) {
85+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_xvpackod_h:
86+
; CHECK: # %bb.0:
87+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI7_0)
88+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI7_0)
89+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
90+
; CHECK-NEXT: ret
91+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 2, i32 3, i32 34, i32 35, i32 6, i32 7, i32 38, i32 39, i32 10, i32 11, i32 42, i32 43, i32 14, i32 15, i32 46, i32 47, i32 18, i32 19, i32 50, i32 51, i32 22, i32 23, i32 54, i32 55, i32 26, i32 27, i32 58, i32 59, i32 30, i32 31, i32 62, i32 63>
92+
ret <32 x i8> %r
93+
}
94+
95+
define <32 x i8> @widen_shuffle_mask_v32i8_to_xvpickev_h(<32 x i8> %a, <32 x i8> %b) {
96+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_xvpickev_h:
97+
; CHECK: # %bb.0:
98+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI8_0)
99+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI8_0)
100+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
101+
; CHECK-NEXT: ret
102+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 0, i32 1, i32 4, i32 5, i32 8, i32 9, i32 12, i32 13, i32 32, i32 33, i32 36, i32 37, i32 40, i32 41, i32 44, i32 45, i32 16, i32 17, i32 20, i32 21, i32 24, i32 25, i32 28, i32 29, i32 48, i32 49, i32 52, i32 53, i32 56, i32 57, i32 60, i32 61>
103+
ret <32 x i8> %r
104+
}
105+
106+
define <32 x i8> @widen_shuffle_mask_v32i8_to_xvpickod_h(<32 x i8> %a, <32 x i8> %b) {
107+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_xvpickod_h:
108+
; CHECK: # %bb.0:
109+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI9_0)
110+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI9_0)
111+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
112+
; CHECK-NEXT: ret
113+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 2, i32 3, i32 6, i32 7, i32 10, i32 11, i32 14, i32 15, i32 34, i32 35, i32 38, i32 39, i32 42, i32 43, i32 46, i32 47, i32 18, i32 19, i32 22, i32 23, i32 26, i32 27, i32 30, i32 31, i32 50, i32 51, i32 54, i32 55, i32 58, i32 59, i32 62, i32 63>
114+
ret <32 x i8> %r
115+
}
116+
117+
define <32 x i8> @widen_shuffle_mask_v32i8_to_xvilvl_h(<32 x i8> %a, <32 x i8> %b) {
118+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_xvilvl_h:
119+
; CHECK: # %bb.0:
120+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI10_0)
121+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI10_0)
122+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
123+
; CHECK-NEXT: ret
124+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 0, i32 1, i32 32, i32 33, i32 2, i32 3, i32 34, i32 35, i32 4, i32 5, i32 36, i32 37, i32 6, i32 7, i32 38, i32 39, i32 16, i32 17, i32 48, i32 49, i32 18, i32 19, i32 50, i32 51, i32 20, i32 21, i32 52, i32 53, i32 22, i32 23, i32 54, i32 55>
125+
ret <32 x i8> %r
126+
}
127+
128+
define <32 x i8> @widen_shuffle_mask_v32i8_to_xvilvh_h(<32 x i8> %a, <32 x i8> %b) {
129+
; CHECK-LABEL: widen_shuffle_mask_v32i8_to_xvilvh_h:
130+
; CHECK: # %bb.0:
131+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI11_0)
132+
; CHECK-NEXT: xvld $xr2, $a0, %pc_lo12(.LCPI11_0)
133+
; CHECK-NEXT: xvshuf.b $xr0, $xr1, $xr0, $xr2
134+
; CHECK-NEXT: ret
135+
%r = shufflevector <32 x i8> %a, <32 x i8> %b, <32 x i32> <i32 8, i32 9, i32 40, i32 41, i32 10, i32 11, i32 42, i32 43, i32 12, i32 13, i32 44, i32 45, i32 14, i32 15, i32 46, i32 47, i32 24, i32 25, i32 56, i32 57, i32 26, i32 27, i32 58, i32 59, i32 28, i32 29, i32 60, i32 61, i32 30, i32 31, i32 62, i32 63>
136+
ret <32 x i8> %r
137+
}

‎llvm/test/CodeGen/LoongArch/lsx/widen-shuffle-mask.ll

Lines changed: 137 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,137 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2+
; RUN: llc --mtriple=loongarch64 --mattr=+lsx < %s | FileCheck %s
3+
4+
define <16 x i8> @widen_shuffle_mask_v16i8_to_v8i16(<16 x i8> %a, <16 x i8> %b) {
5+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_v8i16:
6+
; CHECK: # %bb.0:
7+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI0_0)
8+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI0_0)
9+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
10+
; CHECK-NEXT: ret
11+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 0, i32 1, i32 24, i32 25, i32 26, i32 27, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19, i32 2, i32 3>
12+
ret <16 x i8> %r
13+
}
14+
15+
define <16 x i8> @widen_shuffle_mask_v16i8_to_v4i32(<16 x i8> %a, <16 x i8> %b) {
16+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_v4i32:
17+
; CHECK: # %bb.0:
18+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI1_0)
19+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI1_0)
20+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
21+
; CHECK-NEXT: ret
22+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 24, i32 25, i32 26, i32 27, i32 8, i32 9, i32 10, i32 11, i32 16, i32 17, i32 18, i32 19>
23+
ret <16 x i8> %r
24+
}
25+
26+
define <16 x i8> @widen_shuffle_mask_v16i8_to_v2i64(<16 x i8> %a, <16 x i8> %b) {
27+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_v2i64:
28+
; CHECK: # %bb.0:
29+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI2_0)
30+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI2_0)
31+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
32+
; CHECK-NEXT: ret
33+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
34+
ret <16 x i8> %r
35+
}
36+
37+
define <8 x i16> @widen_shuffle_mask_v8i16_to_v4i32(<8 x i16> %a, <8 x i16> %b) {
38+
; CHECK-LABEL: widen_shuffle_mask_v8i16_to_v4i32:
39+
; CHECK: # %bb.0:
40+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI3_0)
41+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI3_0)
42+
; CHECK-NEXT: vshuf.h $vr2, $vr1, $vr0
43+
; CHECK-NEXT: vori.b $vr0, $vr2, 0
44+
; CHECK-NEXT: ret
45+
%r = shufflevector <8 x i16> %a, <8 x i16> %b, <8 x i32> <i32 0, i32 1, i32 12, i32 13, i32 14, i32 15, i32 2, i32 3>
46+
ret <8 x i16> %r
47+
}
48+
49+
define <8 x i16> @widen_shuffle_mask_v8i16_to_v2i64(<8 x i16> %a, <8 x i16> %b) {
50+
; CHECK-LABEL: widen_shuffle_mask_v8i16_to_v2i64:
51+
; CHECK: # %bb.0:
52+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI4_0)
53+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI4_0)
54+
; CHECK-NEXT: vshuf.h $vr2, $vr1, $vr0
55+
; CHECK-NEXT: vori.b $vr0, $vr2, 0
56+
; CHECK-NEXT: ret
57+
%r = shufflevector <8 x i16> %a, <8 x i16> %b, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 12, i32 13, i32 14, i32 15>
58+
ret <8 x i16> %r
59+
}
60+
61+
define <4 x i32> @widen_shuffle_mask_v4i32_to_v2i64(<4 x i32> %a, <4 x i32> %b) {
62+
; CHECK-LABEL: widen_shuffle_mask_v4i32_to_v2i64:
63+
; CHECK: # %bb.0:
64+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI5_0)
65+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI5_0)
66+
; CHECK-NEXT: vshuf.w $vr2, $vr1, $vr0
67+
; CHECK-NEXT: vori.b $vr0, $vr2, 0
68+
; CHECK-NEXT: ret
69+
%r = shufflevector <4 x i32> %a, <4 x i32> %b, <4 x i32> <i32 0, i32 1, i32 6, i32 7>
70+
ret <4 x i32> %r
71+
}
72+
73+
define <16 x i8> @widen_shuffle_mask_v16i8_to_vpackev_h(<16 x i8> %a, <16 x i8> %b) {
74+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_vpackev_h:
75+
; CHECK: # %bb.0:
76+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI6_0)
77+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI6_0)
78+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
79+
; CHECK-NEXT: ret
80+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 0, i32 1, i32 16, i32 17, i32 4, i32 5, i32 20, i32 21, i32 8, i32 9, i32 24, i32 25, i32 12, i32 13, i32 28, i32 29>
81+
ret <16 x i8> %r
82+
}
83+
84+
define <16 x i8> @widen_shuffle_mask_v16i8_to_vpackod_h(<16 x i8> %a, <16 x i8> %b) {
85+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_vpackod_h:
86+
; CHECK: # %bb.0:
87+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI7_0)
88+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI7_0)
89+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
90+
; CHECK-NEXT: ret
91+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 2, i32 3, i32 18, i32 19, i32 6, i32 7, i32 22, i32 23, i32 10, i32 11, i32 26, i32 27, i32 14, i32 15, i32 30, i32 31>
92+
ret <16 x i8> %r
93+
}
94+
95+
define <16 x i8> @widen_shuffle_mask_v16i8_to_vpickev_h(<16 x i8> %a, <16 x i8> %b) {
96+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_vpickev_h:
97+
; CHECK: # %bb.0:
98+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI8_0)
99+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI8_0)
100+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
101+
; CHECK-NEXT: ret
102+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 0, i32 1, i32 4, i32 5, i32 8, i32 9, i32 12, i32 13, i32 16, i32 17, i32 20, i32 21, i32 24, i32 25, i32 28, i32 29>
103+
ret <16 x i8> %r
104+
}
105+
106+
define <16 x i8> @widen_shuffle_mask_v16i8_to_vpickod_h(<16 x i8> %a, <16 x i8> %b) {
107+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_vpickod_h:
108+
; CHECK: # %bb.0:
109+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI9_0)
110+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI9_0)
111+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
112+
; CHECK-NEXT: ret
113+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 2, i32 3, i32 6, i32 7, i32 10, i32 11, i32 14, i32 15, i32 18, i32 19, i32 22, i32 23, i32 26, i32 27, i32 30, i32 31>
114+
ret <16 x i8> %r
115+
}
116+
117+
define <16 x i8> @widen_shuffle_mask_v16i8_to_vilvl_h(<16 x i8> %a, <16 x i8> %b) {
118+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_vilvl_h:
119+
; CHECK: # %bb.0:
120+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI10_0)
121+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI10_0)
122+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
123+
; CHECK-NEXT: ret
124+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 0, i32 1, i32 16, i32 17, i32 2, i32 3, i32 18, i32 19, i32 4, i32 5, i32 20, i32 21, i32 6, i32 7, i32 22, i32 23>
125+
ret <16 x i8> %r
126+
}
127+
128+
define <16 x i8> @widen_shuffle_mask_v16i8_to_vilvh_h(<16 x i8> %a, <16 x i8> %b) {
129+
; CHECK-LABEL: widen_shuffle_mask_v16i8_to_vilvh_h:
130+
; CHECK: # %bb.0:
131+
; CHECK-NEXT: pcalau12i $a0, %pc_hi20(.LCPI11_0)
132+
; CHECK-NEXT: vld $vr2, $a0, %pc_lo12(.LCPI11_0)
133+
; CHECK-NEXT: vshuf.b $vr0, $vr1, $vr0, $vr2
134+
; CHECK-NEXT: ret
135+
%r = shufflevector <16 x i8> %a, <16 x i8> %b, <16 x i32> <i32 8, i32 9, i32 24, i32 25, i32 10, i32 11, i32 26, i32 27, i32 12, i32 13, i32 28, i32 29, i32 14, i32 15, i32 30, i32 31>
136+
ret <16 x i8> %r
137+
}

0 commit comments

Comments
 (0)