Skip to content

Commit a700a52

Browse files
authored
[InterleavedAccessPass] Avoid optimizing load instructions if it has dead binop users (llvm#71339)
If a load instruction qualifies to be optimized by InterleavedAccess Pass, but also has a dead binop instruction, this will lead to a crash. Binop instruction will not be deleted, because normally it would be deleted through its' users, but it has none. Later on deleting a load instruction will fail because it still has uses.
1 parent 4d9f3ca commit a700a52

File tree

2 files changed

+22
-1
lines changed

2 files changed

+22
-1
lines changed

llvm/lib/CodeGen/InterleavedAccessPass.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -251,7 +251,7 @@ bool InterleavedAccess::lowerInterleavedLoad(
251251
continue;
252252
}
253253
if (auto *BI = dyn_cast<BinaryOperator>(User)) {
254-
if (all_of(BI->users(), [](auto *U) {
254+
if (!BI->user_empty() && all_of(BI->users(), [](auto *U) {
255255
auto *SVI = dyn_cast<ShuffleVectorInst>(U);
256256
return SVI && isa<UndefValue>(SVI->getOperand(1));
257257
})) {

llvm/test/Transforms/InterleavedAccess/AArch64/binopshuffles.ll

Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -220,3 +220,24 @@ entry:
220220
store <8 x i8> %shuffled, ptr %p2
221221
ret void
222222
}
223+
224+
define void @skip_optimizing_dead_binop(ptr %p0, ptr %p1) {
225+
; CHECK-LABEL: @skip_optimizing_dead_binop(
226+
; CHECK-NEXT: entry:
227+
; CHECK-NEXT: [[V0:%.*]] = load <8 x double>, ptr [[P0:%.*]]
228+
; CHECK-NEXT: [[SHUFFLED_1:%.*]] = shufflevector <8 x double> [[V0]], <8 x double> undef, <2 x i32> <i32 0, i32 4>
229+
; CHECK-NEXT: [[SHUFFLED_2:%.*]] = shufflevector <8 x double> [[V0]], <8 x double> undef, <2 x i32> <i32 1, i32 5>
230+
; CHECK-NEXT: [[SHUFFLED_3:%.*]] = shufflevector <8 x double> [[V0]], <8 x double> undef, <2 x i32> <i32 2, i32 6>
231+
; CHECK-NEXT: [[SHUFFLED_4:%.*]] = shufflevector <8 x double> [[V0]], <8 x double> undef, <2 x i32> <i32 3, i32 7>
232+
; CHECK-NEXT: [[DEAD_BINOP:%.*]] = fadd <8 x double> [[V0]], [[V0]]
233+
; CHECK-NEXT: ret void
234+
;
235+
entry:
236+
%v0 = load <8 x double>, ptr %p0
237+
%shuffled_1 = shufflevector <8 x double> %v0, <8 x double> undef, <2 x i32> <i32 0, i32 4>
238+
%shuffled_2 = shufflevector <8 x double> %v0, <8 x double> undef, <2 x i32> <i32 1, i32 5>
239+
%shuffled_3 = shufflevector <8 x double> %v0, <8 x double> undef, <2 x i32> <i32 2, i32 6>
240+
%shuffled_4 = shufflevector <8 x double> %v0, <8 x double> undef, <2 x i32> <i32 3, i32 7>
241+
%dead_binop = fadd <8 x double> %v0, %v0
242+
ret void
243+
}

0 commit comments

Comments
 (0)