2
2
******************************************************************************
3
3
* @file stm32f746xx.h
4
4
* @author MCD Application Team
5
- * @version V1.1.0
6
- * @date 22-April -2016
5
+ * @version V1.1.2
6
+ * @date 23-September -2016
7
7
* @brief CMSIS Cortex-M7 Device Peripheral Access Layer Header File.
8
8
*
9
9
* This file contains:
@@ -314,7 +314,6 @@ typedef struct
314
314
__IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */
315
315
}CEC_TypeDef;
316
316
317
-
318
317
/**
319
318
* @brief CRC calculation unit
320
319
*/
@@ -407,7 +406,6 @@ typedef struct
407
406
__IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
408
407
} DMA_TypeDef;
409
408
410
-
411
409
/**
412
410
* @brief DMA2D Controller
413
411
*/
@@ -854,7 +852,6 @@ typedef struct
854
852
__IO uint32_t DIR; /*!< Debug Information register, Address offset: 0x18 */
855
853
} SPDIFRX_TypeDef;
856
854
857
-
858
855
/**
859
856
* @brief SD host Interface
860
857
*/
@@ -1322,7 +1319,7 @@ typedef struct
1322
1319
#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
1323
1320
#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
1324
1321
#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
1325
- #define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)
1322
+ #define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)
1326
1323
#define USART2 ((USART_TypeDef *) USART2_BASE)
1327
1324
#define USART3 ((USART_TypeDef *) USART3_BASE)
1328
1325
#define UART4 ((USART_TypeDef *) UART4_BASE)
@@ -3667,7 +3664,6 @@ typedef struct
3667
3664
3668
3665
/******************** Bit definition for DMA2D_BGCLUT register **************/
3669
3666
3670
-
3671
3667
/******************************************************************************/
3672
3668
/* */
3673
3669
/* External Interrupt/Event Controller */
@@ -3977,6 +3973,7 @@ typedef struct
3977
3973
#define FLASH_OPTCR1_BOOT_ADD0 0x0000FFFFU
3978
3974
#define FLASH_OPTCR1_BOOT_ADD1 0xFFFF0000U
3979
3975
3976
+
3980
3977
/******************************************************************************/
3981
3978
/* */
3982
3979
/* Flexible Memory Controller */
@@ -6044,7 +6041,7 @@ typedef struct
6044
6041
#define RTC_CR_OSEL_1 0x00400000U
6045
6042
#define RTC_CR_POL 0x00100000U
6046
6043
#define RTC_CR_COSEL 0x00080000U
6047
- #define RTC_CR_BCK 0x00040000U
6044
+ #define RTC_CR_BKP 0x00040000U
6048
6045
#define RTC_CR_SUB1H 0x00020000U
6049
6046
#define RTC_CR_ADD1H 0x00010000U
6050
6047
#define RTC_CR_TSIE 0x00008000U
@@ -6064,6 +6061,9 @@ typedef struct
6064
6061
#define RTC_CR_WUCKSEL_1 0x00000002U
6065
6062
#define RTC_CR_WUCKSEL_2 0x00000004U
6066
6063
6064
+ /* Legacy define */
6065
+ #define RTC_CR_BCK RTC_CR_BKP
6066
+
6067
6067
/******************** Bits definition for RTC_ISR register ******************/
6068
6068
#define RTC_ISR_ITSF 0x00020000U
6069
6069
#define RTC_ISR_RECALPF 0x00010000U
@@ -6639,7 +6639,6 @@ typedef struct
6639
6639
#define SPDIFRX_DIR_THI 0x000013FFU /*!<Threshold LOW */
6640
6640
#define SPDIFRX_DIR_TLO 0x1FFF0000U /*!<Threshold HIGH */
6641
6641
6642
-
6643
6642
/******************************************************************************/
6644
6643
/* */
6645
6644
/* SD host Interface */
@@ -8974,6 +8973,7 @@ typedef struct
8974
8973
8975
8974
8976
8975
8976
+
8977
8977
/**
8978
8978
* @}
8979
8979
*/
@@ -9027,28 +9027,28 @@ typedef struct
9027
9027
9028
9028
/******************************* GPIO Instances *******************************/
9029
9029
#define IS_GPIO_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || \
9030
- ((__INSTANCE__) == GPIOB) || \
9031
- ((__INSTANCE__) == GPIOC) || \
9032
- ((__INSTANCE__) == GPIOD) || \
9033
- ((__INSTANCE__) == GPIOE) || \
9034
- ((__INSTANCE__) == GPIOF) || \
9035
- ((__INSTANCE__) == GPIOG) || \
9036
- ((__INSTANCE__) == GPIOH) || \
9037
- ((__INSTANCE__) == GPIOI) || \
9038
- ((__INSTANCE__) == GPIOJ) || \
9039
- ((__INSTANCE__) == GPIOK))
9030
+ ((__INSTANCE__) == GPIOB) || \
9031
+ ((__INSTANCE__) == GPIOC) || \
9032
+ ((__INSTANCE__) == GPIOD) || \
9033
+ ((__INSTANCE__) == GPIOE) || \
9034
+ ((__INSTANCE__) == GPIOF) || \
9035
+ ((__INSTANCE__) == GPIOG) || \
9036
+ ((__INSTANCE__) == GPIOH) || \
9037
+ ((__INSTANCE__) == GPIOI) || \
9038
+ ((__INSTANCE__) == GPIOJ) || \
9039
+ ((__INSTANCE__) == GPIOK))
9040
9040
9041
9041
#define IS_GPIO_AF_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || \
9042
- ((__INSTANCE__) == GPIOB) || \
9043
- ((__INSTANCE__) == GPIOC) || \
9044
- ((__INSTANCE__) == GPIOD) || \
9045
- ((__INSTANCE__) == GPIOE) || \
9046
- ((__INSTANCE__) == GPIOF) || \
9047
- ((__INSTANCE__) == GPIOG) || \
9048
- ((__INSTANCE__) == GPIOH) || \
9049
- ((__INSTANCE__) == GPIOI) || \
9050
- ((__INSTANCE__) == GPIOJ) || \
9051
- ((__INSTANCE__) == GPIOK))
9042
+ ((__INSTANCE__) == GPIOB) || \
9043
+ ((__INSTANCE__) == GPIOC) || \
9044
+ ((__INSTANCE__) == GPIOD) || \
9045
+ ((__INSTANCE__) == GPIOE) || \
9046
+ ((__INSTANCE__) == GPIOF) || \
9047
+ ((__INSTANCE__) == GPIOG) || \
9048
+ ((__INSTANCE__) == GPIOH) || \
9049
+ ((__INSTANCE__) == GPIOI) || \
9050
+ ((__INSTANCE__) == GPIOJ) || \
9051
+ ((__INSTANCE__) == GPIOK))
9052
9052
9053
9053
/****************************** CEC Instances *********************************/
9054
9054
#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)
@@ -9059,14 +9059,14 @@ typedef struct
9059
9059
9060
9060
/******************************** I2C Instances *******************************/
9061
9061
#define IS_I2C_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || \
9062
- ((__INSTANCE__) == I2C2) || \
9063
- ((__INSTANCE__) == I2C3) || \
9064
- ((__INSTANCE__) == I2C4))
9062
+ ((__INSTANCE__) == I2C2) || \
9063
+ ((__INSTANCE__) == I2C3) || \
9064
+ ((__INSTANCE__) == I2C4))
9065
9065
9066
9066
/******************************** I2S Instances *******************************/
9067
9067
#define IS_I2S_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || \
9068
- ((__INSTANCE__) == SPI2) || \
9069
- ((__INSTANCE__) == SPI3))
9068
+ ((__INSTANCE__) == SPI2) || \
9069
+ ((__INSTANCE__) == SPI3))
9070
9070
9071
9071
/******************************* LPTIM Instances ********************************/
9072
9072
#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)
@@ -9076,6 +9076,7 @@ typedef struct
9076
9076
9077
9077
9078
9078
9079
+
9079
9080
/******************************* RNG Instances ********************************/
9080
9081
#define IS_RNG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RNG)
9081
9082
@@ -9098,11 +9099,11 @@ typedef struct
9098
9099
9099
9100
/******************************** SPI Instances *******************************/
9100
9101
#define IS_SPI_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || \
9101
- ((__INSTANCE__) == SPI2) || \
9102
- ((__INSTANCE__) == SPI3) || \
9103
- ((__INSTANCE__) == SPI4) || \
9104
- ((__INSTANCE__) == SPI5) || \
9105
- ((__INSTANCE__) == SPI6))
9102
+ ((__INSTANCE__) == SPI2) || \
9103
+ ((__INSTANCE__) == SPI3) || \
9104
+ ((__INSTANCE__) == SPI4) || \
9105
+ ((__INSTANCE__) == SPI5) || \
9106
+ ((__INSTANCE__) == SPI6))
9106
9107
9107
9108
/****************** TIM Instances : All supported instances *******************/
9108
9109
#define IS_TIM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
0 commit comments