Commit 0a0fb46

committed

Add conditional reduction test cases with widenInduction.

1 parent 0bc2237 commit 0a0fb46Copy full SHA for 0a0fb46

1 file changed

+720

-46

lines changed

llvm/test/Transforms/LoopVectorize/RISCV
- vectorize-force-tail-with-evl-cond-reduction.ll

1 file changed

+720

-46

lines changed

Comments

(0)