Skip to content

Commit 59eadf7

Browse files
ronliebronlieb
committed
merge main into amd-staging
2 parents c0e62dd + fd46e40 commit 59eadf7

File tree

77 files changed

+3304
-639
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

77 files changed

+3304
-639
lines changed

‎clang-tools-extra/clang-doc/Serialize.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,6 @@
77
//===----------------------------------------------------------------------===//
88

99
#include "Serialize.h"
10-
#include "../clangd/CodeCompletionStrings.h"
1110
#include "BitcodeWriter.h"
1211

1312
#include "clang/AST/Attr.h"

‎clang/include/clang/AST/DeclarationName.h

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -698,13 +698,13 @@ class DeclarationNameLoc {
698698

699699
// The location (if any) of the operator keyword is stored elsewhere.
700700
struct CXXOpName {
701-
SourceLocation::UIntTy BeginOpNameLoc;
702-
SourceLocation::UIntTy EndOpNameLoc;
701+
SourceLocation BeginOpNameLoc;
702+
SourceLocation EndOpNameLoc;
703703
};
704704

705705
// The location (if any) of the operator keyword is stored elsewhere.
706706
struct CXXLitOpName {
707-
SourceLocation::UIntTy OpNameLoc;
707+
SourceLocation OpNameLoc;
708708
};
709709

710710
// struct {} CXXUsingDirective;
@@ -720,12 +720,12 @@ class DeclarationNameLoc {
720720
void setNamedTypeLoc(TypeSourceInfo *TInfo) { NamedType.TInfo = TInfo; }
721721

722722
void setCXXOperatorNameRange(SourceRange Range) {
723-
CXXOperatorName.BeginOpNameLoc = Range.getBegin().getRawEncoding();
724-
CXXOperatorName.EndOpNameLoc = Range.getEnd().getRawEncoding();
723+
CXXOperatorName.BeginOpNameLoc = Range.getBegin();
724+
CXXOperatorName.EndOpNameLoc = Range.getEnd();
725725
}
726726

727727
void setCXXLiteralOperatorNameLoc(SourceLocation Loc) {
728-
CXXLiteralOperatorName.OpNameLoc = Loc.getRawEncoding();
728+
CXXLiteralOperatorName.OpNameLoc = Loc;
729729
}
730730

731731
public:
@@ -739,12 +739,12 @@ class DeclarationNameLoc {
739739

740740
/// Return the beginning location of the getCXXOperatorNameRange() range.
741741
SourceLocation getCXXOperatorNameBeginLoc() const {
742-
return SourceLocation::getFromRawEncoding(CXXOperatorName.BeginOpNameLoc);
742+
return CXXOperatorName.BeginOpNameLoc;
743743
}
744744

745745
/// Return the end location of the getCXXOperatorNameRange() range.
746746
SourceLocation getCXXOperatorNameEndLoc() const {
747-
return SourceLocation::getFromRawEncoding(CXXOperatorName.EndOpNameLoc);
747+
return CXXOperatorName.EndOpNameLoc;
748748
}
749749

750750
/// Return the range of the operator name (without the operator keyword).
@@ -759,7 +759,7 @@ class DeclarationNameLoc {
759759
/// keyword). Assumes that the object stores location information of a literal
760760
/// operator.
761761
SourceLocation getCXXLiteralOperatorNameLoc() const {
762-
return SourceLocation::getFromRawEncoding(CXXLiteralOperatorName.OpNameLoc);
762+
return CXXLiteralOperatorName.OpNameLoc;
763763
}
764764

765765
/// Construct location information for a constructor, destructor or conversion

‎clang/include/clang/Basic/arm_neon.td

Lines changed: 52 additions & 52 deletions
Original file line numberDiff line numberDiff line change
@@ -453,28 +453,28 @@ def VSLI_N : WInst<"vsli_n", "...I",
453453
////////////////////////////////////////////////////////////////////////////////
454454
// E.3.14 Loads and stores of a single vector
455455
def VLD1 : WInst<"vld1", ".(c*!)",
456-
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
456+
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPs">;
457457
def VLD1_X2 : WInst<"vld1_x2", "2(c*!)",
458-
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPsmQm">;
458+
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPs">;
459459
def VLD1_X3 : WInst<"vld1_x3", "3(c*!)",
460-
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPsmQm">;
460+
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPs">;
461461
def VLD1_X4 : WInst<"vld1_x4", "4(c*!)",
462-
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPsmQm">;
462+
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPs">;
463463
def VLD1_LANE : WInst<"vld1_lane", ".(c*!).I",
464-
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPsmQm",
464+
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPs",
465465
[ImmCheck<2, ImmCheckLaneIndex, 1>]>;
466466
def VLD1_DUP : WInst<"vld1_dup", ".(c*!)",
467-
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
467+
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPs">;
468468
def VST1 : WInst<"vst1", "v*(.!)",
469-
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
469+
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPs">;
470470
def VST1_X2 : WInst<"vst1_x2", "v*(2!)",
471-
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPsmQm">;
471+
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPs">;
472472
def VST1_X3 : WInst<"vst1_x3", "v*(3!)",
473-
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPsmQm">;
473+
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPs">;
474474
def VST1_X4 : WInst<"vst1_x4", "v*(4!)",
475-
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPsmQm">;
475+
"cfilsUcUiUlUsQcQfQiQlQsQUcQUiQUlQUsPcPsQPcQPs">;
476476
def VST1_LANE : WInst<"vst1_lane", "v*(.!)I",
477-
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPsmQm",
477+
"QUcQUsQUiQUlQcQsQiQlQfQPcQPsUcUsUiUlcsilfPcPs",
478478
[ImmCheck<2, ImmCheckLaneIndex, 1>]>;
479479

480480
let ArchGuard = "(__ARM_FP & 2)" in {
@@ -495,29 +495,29 @@ def VST1_LANE_F16 : WInst<"vst1_lane", "v*(.!)I", "hQh",
495495

496496
////////////////////////////////////////////////////////////////////////////////
497497
// E.3.15 Loads and stores of an N-element structure
498-
def VLD2 : WInst<"vld2", "2(c*!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
499-
def VLD3 : WInst<"vld3", "3(c*!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
500-
def VLD4 : WInst<"vld4", "4(c*!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
498+
def VLD2 : WInst<"vld2", "2(c*!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPs">;
499+
def VLD3 : WInst<"vld3", "3(c*!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPs">;
500+
def VLD4 : WInst<"vld4", "4(c*!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPs">;
501501
def VLD2_DUP : WInst<"vld2_dup", "2(c*!)",
502-
"UcUsUiUlcsilfPcPsQcQfQiQlQsQPcQPsQUcQUiQUlQUsmQm">;
502+
"UcUsUiUlcsilfPcPsQcQfQiQlQsQPcQPsQUcQUiQUlQUs">;
503503
def VLD3_DUP : WInst<"vld3_dup", "3(c*!)",
504-
"UcUsUiUlcsilfPcPsQcQfQiQlQsQPcQPsQUcQUiQUlQUsmQm">;
504+
"UcUsUiUlcsilfPcPsQcQfQiQlQsQPcQPsQUcQUiQUlQUs">;
505505
def VLD4_DUP : WInst<"vld4_dup", "4(c*!)",
506-
"UcUsUiUlcsilfPcPsQcQfQiQlQsQPcQPsQUcQUiQUlQUsmQm">;
507-
def VLD2_LANE : WInst<"vld2_lane", "2(c*!)2I", "QUsQUiQsQiQfQPsUcUsUicsifPcPsmQm",
506+
"UcUsUiUlcsilfPcPsQcQfQiQlQsQPcQPsQUcQUiQUlQUs">;
507+
def VLD2_LANE : WInst<"vld2_lane", "2(c*!)2I", "QUsQUiQsQiQfQPsUcUsUicsifPcPs",
508508
[ImmCheck<4, ImmCheckLaneIndex, 1>]>;
509-
def VLD3_LANE : WInst<"vld3_lane", "3(c*!)3I", "QUsQUiQsQiQfQPsUcUsUicsifPcPsmQm",
509+
def VLD3_LANE : WInst<"vld3_lane", "3(c*!)3I", "QUsQUiQsQiQfQPsUcUsUicsifPcPs",
510510
[ImmCheck<5, ImmCheckLaneIndex, 1>]>;
511-
def VLD4_LANE : WInst<"vld4_lane", "4(c*!)4I", "QUsQUiQsQiQfQPsUcUsUicsifPcPsmQm",
511+
def VLD4_LANE : WInst<"vld4_lane", "4(c*!)4I", "QUsQUiQsQiQfQPsUcUsUicsifPcPs",
512512
[ImmCheck<6, ImmCheckLaneIndex, 1>]>;
513-
def VST2 : WInst<"vst2", "v*(2!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
514-
def VST3 : WInst<"vst3", "v*(3!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
515-
def VST4 : WInst<"vst4", "v*(4!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPsmQm">;
516-
def VST2_LANE : WInst<"vst2_lane", "v*(2!)I", "QUsQUiQsQiQfQPsUcUsUicsifPcPsmQm",
513+
def VST2 : WInst<"vst2", "v*(2!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPs">;
514+
def VST3 : WInst<"vst3", "v*(3!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPs">;
515+
def VST4 : WInst<"vst4", "v*(4!)", "QUcQUsQUiQcQsQiQfQPcQPsUcUsUiUlcsilfPcPs">;
516+
def VST2_LANE : WInst<"vst2_lane", "v*(2!)I", "QUsQUiQsQiQfQPsUcUsUicsifPcPs",
517517
[ImmCheck<3, ImmCheckLaneIndex, 1>]>;
518-
def VST3_LANE : WInst<"vst3_lane", "v*(3!)I", "QUsQUiQsQiQfQPsUcUsUicsifPcPsmQm",
518+
def VST3_LANE : WInst<"vst3_lane", "v*(3!)I", "QUsQUiQsQiQfQPsUcUsUicsifPcPs",
519519
[ImmCheck<4, ImmCheckLaneIndex, 1>]>;
520-
def VST4_LANE : WInst<"vst4_lane", "v*(4!)I", "QUsQUiQsQiQfQPsUcUsUicsifPcPsmQm",
520+
def VST4_LANE : WInst<"vst4_lane", "v*(4!)I", "QUsQUiQsQiQfQPsUcUsUicsifPcPs",
521521
[ImmCheck<5, ImmCheckLaneIndex, 1>]>;
522522
let ArchGuard = "(__ARM_FP & 2)" in {
523523
def VLD2_F16 : WInst<"vld2", "2(c*!)", "hQh">;
@@ -767,47 +767,47 @@ let ArchGuard = "defined(__aarch64__) || defined(__arm64ec__)" in {
767767

768768
////////////////////////////////////////////////////////////////////////////////
769769
// Load/Store
770-
def LD1 : WInst<"vld1", ".(c*!)", "dQdPlQPl">;
771-
def LD2 : WInst<"vld2", "2(c*!)", "QUlQldQdPlQPl">;
772-
def LD3 : WInst<"vld3", "3(c*!)", "QUlQldQdPlQPl">;
773-
def LD4 : WInst<"vld4", "4(c*!)", "QUlQldQdPlQPl">;
774-
def ST1 : WInst<"vst1", "v*(.!)", "dQdPlQPl">;
775-
def ST2 : WInst<"vst2", "v*(2!)", "QUlQldQdPlQPl">;
776-
def ST3 : WInst<"vst3", "v*(3!)", "QUlQldQdPlQPl">;
777-
def ST4 : WInst<"vst4", "v*(4!)", "QUlQldQdPlQPl">;
770+
def LD1 : WInst<"vld1", ".(c*!)", "dQdPlQPlmQm">;
771+
def LD2 : WInst<"vld2", "2(c*!)", "QUlQldQdPlQPlmQm">;
772+
def LD3 : WInst<"vld3", "3(c*!)", "QUlQldQdPlQPlmQm">;
773+
def LD4 : WInst<"vld4", "4(c*!)", "QUlQldQdPlQPlmQm">;
774+
def ST1 : WInst<"vst1", "v*(.!)", "dQdPlQPlmQm">;
775+
def ST2 : WInst<"vst2", "v*(2!)", "QUlQldQdPlQPlmQm">;
776+
def ST3 : WInst<"vst3", "v*(3!)", "QUlQldQdPlQPlmQm">;
777+
def ST4 : WInst<"vst4", "v*(4!)", "QUlQldQdPlQPlmQm">;
778778

779779
def LD1_X2 : WInst<"vld1_x2", "2(c*!)",
780-
"dQdPlQPl">;
780+
"dQdPlQPlmQm">;
781781
def LD1_X3 : WInst<"vld1_x3", "3(c*!)",
782-
"dQdPlQPl">;
782+
"dQdPlQPlmQm">;
783783
def LD1_X4 : WInst<"vld1_x4", "4(c*!)",
784-
"dQdPlQPl">;
784+
"dQdPlQPlmQm">;
785785

786-
def ST1_X2 : WInst<"vst1_x2", "v*(2!)", "dQdPlQPl">;
787-
def ST1_X3 : WInst<"vst1_x3", "v*(3!)", "dQdPlQPl">;
788-
def ST1_X4 : WInst<"vst1_x4", "v*(4!)", "dQdPlQPl">;
786+
def ST1_X2 : WInst<"vst1_x2", "v*(2!)", "dQdPlQPlmQm">;
787+
def ST1_X3 : WInst<"vst1_x3", "v*(3!)", "dQdPlQPlmQm">;
788+
def ST1_X4 : WInst<"vst1_x4", "v*(4!)", "dQdPlQPlmQm">;
789789

790-
def LD1_LANE : WInst<"vld1_lane", ".(c*!).I", "dQdPlQPl",
790+
def LD1_LANE : WInst<"vld1_lane", ".(c*!).I", "dQdPlQPlmQm",
791791
[ImmCheck<2, ImmCheckLaneIndex, 1>]>;
792-
def LD2_LANE : WInst<"vld2_lane", "2(c*!)2I", "lUlQcQUcQPcQlQUldQdPlQPl",
792+
def LD2_LANE : WInst<"vld2_lane", "2(c*!)2I", "lUlQcQUcQPcQlQUldQdPlQPlmQm",
793793
[ImmCheck<4, ImmCheckLaneIndex, 1>]>;
794-
def LD3_LANE : WInst<"vld3_lane", "3(c*!)3I", "lUlQcQUcQPcQlQUldQdPlQPl",
794+
def LD3_LANE : WInst<"vld3_lane", "3(c*!)3I", "lUlQcQUcQPcQlQUldQdPlQPlmQm",
795795
[ImmCheck<5, ImmCheckLaneIndex, 1>]>;
796-
def LD4_LANE : WInst<"vld4_lane", "4(c*!)4I", "lUlQcQUcQPcQlQUldQdPlQPl",
796+
def LD4_LANE : WInst<"vld4_lane", "4(c*!)4I", "lUlQcQUcQPcQlQUldQdPlQPlmQm",
797797
[ImmCheck<6, ImmCheckLaneIndex, 1>]>;
798-
def ST1_LANE : WInst<"vst1_lane", "v*(.!)I", "dQdPlQPl",
798+
def ST1_LANE : WInst<"vst1_lane", "v*(.!)I", "dQdPlQPlmQm",
799799
[ImmCheck<2, ImmCheckLaneIndex, 1>]>;
800-
def ST2_LANE : WInst<"vst2_lane", "v*(2!)I", "lUlQcQUcQPcQlQUldQdPlQPl",
800+
def ST2_LANE : WInst<"vst2_lane", "v*(2!)I", "lUlQcQUcQPcQlQUldQdPlQPlmQm",
801801
[ImmCheck<3, ImmCheckLaneIndex, 1>]>;
802-
def ST3_LANE : WInst<"vst3_lane", "v*(3!)I", "lUlQcQUcQPcQlQUldQdPlQPl",
802+
def ST3_LANE : WInst<"vst3_lane", "v*(3!)I", "lUlQcQUcQPcQlQUldQdPlQPlmQm",
803803
[ImmCheck<4, ImmCheckLaneIndex, 1>]>;
804-
def ST4_LANE : WInst<"vst4_lane", "v*(4!)I", "lUlQcQUcQPcQlQUldQdPlQPl",
804+
def ST4_LANE : WInst<"vst4_lane", "v*(4!)I", "lUlQcQUcQPcQlQUldQdPlQPlmQm",
805805
[ImmCheck<5, ImmCheckLaneIndex, 1>]>;
806806

807-
def LD1_DUP : WInst<"vld1_dup", ".(c*!)", "dQdPlQPl">;
808-
def LD2_DUP : WInst<"vld2_dup", "2(c*!)", "dQdPlQPl">;
809-
def LD3_DUP : WInst<"vld3_dup", "3(c*!)", "dQdPlQPl">;
810-
def LD4_DUP : WInst<"vld4_dup", "4(c*!)", "dQdPlQPl">;
807+
def LD1_DUP : WInst<"vld1_dup", ".(c*!)", "dQdPlQPlmQm">;
808+
def LD2_DUP : WInst<"vld2_dup", "2(c*!)", "dQdPlQPlmQm">;
809+
def LD3_DUP : WInst<"vld3_dup", "3(c*!)", "dQdPlQPlmQm">;
810+
def LD4_DUP : WInst<"vld4_dup", "4(c*!)", "dQdPlQPlmQm">;
811811

812812
def VLDRQ : WInst<"vldrq", "1(c*!)", "Pk">;
813813
def VSTRQ : WInst<"vstrq", "v*(1!)", "Pk">;

‎clang/lib/Basic/Targets/AArch64.cpp

Lines changed: 0 additions & 74 deletions
Original file line numberDiff line numberDiff line change
@@ -125,79 +125,6 @@ static constexpr auto BuiltinAArch64Infos =
125125
#include "clang/Basic/BuiltinsAArch64.def"
126126
});
127127

128-
void AArch64TargetInfo::setArchFeatures() {
129-
if (*ArchInfo == llvm::AArch64::ARMV8R) {
130-
HasDotProd = true;
131-
HasDIT = true;
132-
HasFlagM = true;
133-
HasRCPC = true;
134-
FPU |= NeonMode;
135-
HasCCPP = true;
136-
HasCRC = true;
137-
HasLSE = true;
138-
HasRDM = true;
139-
} else if (ArchInfo->Version.getMajor() == 8) {
140-
if (ArchInfo->Version.getMinor() >= 7u) {
141-
HasWFxT = true;
142-
}
143-
if (ArchInfo->Version.getMinor() >= 6u) {
144-
HasBFloat16 = true;
145-
HasMatMul = true;
146-
}
147-
if (ArchInfo->Version.getMinor() >= 5u) {
148-
HasAlternativeNZCV = true;
149-
HasFRInt3264 = true;
150-
HasSSBS = true;
151-
HasSB = true;
152-
HasPredRes = true;
153-
HasBTI = true;
154-
}
155-
if (ArchInfo->Version.getMinor() >= 4u) {
156-
HasDotProd = true;
157-
HasDIT = true;
158-
HasFlagM = true;
159-
}
160-
if (ArchInfo->Version.getMinor() >= 3u) {
161-
HasRCPC = true;
162-
FPU |= NeonMode;
163-
}
164-
if (ArchInfo->Version.getMinor() >= 2u) {
165-
HasCCPP = true;
166-
}
167-
if (ArchInfo->Version.getMinor() >= 1u) {
168-
HasCRC = true;
169-
HasLSE = true;
170-
HasRDM = true;
171-
}
172-
} else if (ArchInfo->Version.getMajor() == 9) {
173-
if (ArchInfo->Version.getMinor() >= 2u) {
174-
HasWFxT = true;
175-
}
176-
if (ArchInfo->Version.getMinor() >= 1u) {
177-
HasBFloat16 = true;
178-
HasMatMul = true;
179-
}
180-
FPU |= SveMode;
181-
HasSVE2 = true;
182-
HasFullFP16 = true;
183-
HasAlternativeNZCV = true;
184-
HasFRInt3264 = true;
185-
HasSSBS = true;
186-
HasSB = true;
187-
HasPredRes = true;
188-
HasBTI = true;
189-
HasDotProd = true;
190-
HasDIT = true;
191-
HasFlagM = true;
192-
HasRCPC = true;
193-
FPU |= NeonMode;
194-
HasCCPP = true;
195-
HasCRC = true;
196-
HasLSE = true;
197-
HasRDM = true;
198-
}
199-
}
200-
201128
AArch64TargetInfo::AArch64TargetInfo(const llvm::Triple &Triple,
202129
const TargetOptions &Opts)
203130
: TargetInfo(Triple), ABI("aapcs") {
@@ -1266,7 +1193,6 @@ bool AArch64TargetInfo::handleTargetFeatures(std::vector<std::string> &Features,
12661193
}
12671194

12681195
setDataLayout();
1269-
setArchFeatures();
12701196

12711197
if (HasNoFP) {
12721198
FPU &= ~FPUMode;

‎clang/lib/Basic/Targets/AArch64.h

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -158,8 +158,6 @@ class LLVM_LIBRARY_VISIBILITY AArch64TargetInfo : public TargetInfo {
158158
return false;
159159
}
160160

161-
void setArchFeatures();
162-
163161
void getTargetDefinesARMV81A(const LangOptions &Opts,
164162
MacroBuilder &Builder) const;
165163
void getTargetDefinesARMV82A(const LangOptions &Opts,

‎clang/lib/Basic/Targets/M68k.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -56,6 +56,7 @@ M68kTargetInfo::M68kTargetInfo(const llvm::Triple &Triple,
5656
SizeType = UnsignedInt;
5757
PtrDiffType = SignedInt;
5858
IntPtrType = SignedInt;
59+
IntAlign = LongAlign = PointerAlign = 16;
5960
}
6061

6162
bool M68kTargetInfo::setCPU(const std::string &Name) {

0 commit comments

Comments
 (0)