@@ -27,7 +27,7 @@ define amdgpu_kernel void @v3i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
27
27
; GFX906-NEXT: ret void
28
28
;
29
29
; FEATURE-LABEL: define amdgpu_kernel void @v3i8_liveout(
30
- ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0:[0-9]+]] {
30
+ ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0:[0-9]+]] {
31
31
; FEATURE-NEXT: entry:
32
32
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
33
33
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <3 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -50,7 +50,7 @@ define amdgpu_kernel void @v3i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
50
50
; FEATURE-NEXT: ret void
51
51
;
52
52
; DEFAULT-LABEL: define amdgpu_kernel void @v3i8_liveout(
53
- ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0:[0-9]+]] {
53
+ ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0:[0-9]+]] {
54
54
; DEFAULT-NEXT: entry:
55
55
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
56
56
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <3 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -111,7 +111,7 @@ define amdgpu_kernel void @v4i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
111
111
; GFX906-NEXT: ret void
112
112
;
113
113
; FEATURE-LABEL: define amdgpu_kernel void @v4i8_liveout(
114
- ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
114
+ ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
115
115
; FEATURE-NEXT: entry:
116
116
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
117
117
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <4 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -131,7 +131,7 @@ define amdgpu_kernel void @v4i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
131
131
; FEATURE-NEXT: ret void
132
132
;
133
133
; DEFAULT-LABEL: define amdgpu_kernel void @v4i8_liveout(
134
- ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
134
+ ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
135
135
; DEFAULT-NEXT: entry:
136
136
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
137
137
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <4 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -192,7 +192,7 @@ define amdgpu_kernel void @v5i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
192
192
; GFX906-NEXT: ret void
193
193
;
194
194
; FEATURE-LABEL: define amdgpu_kernel void @v5i8_liveout(
195
- ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
195
+ ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
196
196
; FEATURE-NEXT: entry:
197
197
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
198
198
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <5 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -215,7 +215,7 @@ define amdgpu_kernel void @v5i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
215
215
; FEATURE-NEXT: ret void
216
216
;
217
217
; DEFAULT-LABEL: define amdgpu_kernel void @v5i8_liveout(
218
- ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
218
+ ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
219
219
; DEFAULT-NEXT: entry:
220
220
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
221
221
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <5 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -276,7 +276,7 @@ define amdgpu_kernel void @v8i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
276
276
; GFX906-NEXT: ret void
277
277
;
278
278
; FEATURE-LABEL: define amdgpu_kernel void @v8i8_liveout(
279
- ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
279
+ ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
280
280
; FEATURE-NEXT: entry:
281
281
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
282
282
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <8 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -296,7 +296,7 @@ define amdgpu_kernel void @v8i8_liveout(ptr addrspace(1) %src1, ptr addrspace(1)
296
296
; FEATURE-NEXT: ret void
297
297
;
298
298
; DEFAULT-LABEL: define amdgpu_kernel void @v8i8_liveout(
299
- ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
299
+ ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
300
300
; DEFAULT-NEXT: entry:
301
301
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
302
302
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <8 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -359,7 +359,7 @@ define amdgpu_kernel void @repeat_successor(i32 %in, ptr addrspace(1) %src1, ptr
359
359
; GFX906-NEXT: ret void
360
360
;
361
361
; FEATURE-LABEL: define amdgpu_kernel void @repeat_successor(
362
- ; FEATURE-SAME: i32 [[IN:%.*]], ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
362
+ ; FEATURE-SAME: i32 [[IN:%.*]], ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
363
363
; FEATURE-NEXT: entry:
364
364
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
365
365
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <4 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -384,7 +384,7 @@ define amdgpu_kernel void @repeat_successor(i32 %in, ptr addrspace(1) %src1, ptr
384
384
; FEATURE-NEXT: ret void
385
385
;
386
386
; DEFAULT-LABEL: define amdgpu_kernel void @repeat_successor(
387
- ; DEFAULT-SAME: i32 [[IN:%.*]], ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
387
+ ; DEFAULT-SAME: i32 [[IN:%.*]], ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
388
388
; DEFAULT-NEXT: entry:
389
389
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
390
390
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <4 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -460,7 +460,7 @@ define amdgpu_kernel void @v8i8_phi_chain(ptr addrspace(1) %src1, ptr addrspace(
460
460
; GFX906-NEXT: ret void
461
461
;
462
462
; FEATURE-LABEL: define amdgpu_kernel void @v8i8_phi_chain(
463
- ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST0:%.*]], ptr addrspace(1) nocapture [[DST1:%.*]]) #[[ATTR0]] {
463
+ ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST0:%.*]], ptr addrspace(1) captures(none) [[DST1:%.*]]) #[[ATTR0]] {
464
464
; FEATURE-NEXT: entry:
465
465
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
466
466
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <8 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -486,7 +486,7 @@ define amdgpu_kernel void @v8i8_phi_chain(ptr addrspace(1) %src1, ptr addrspace(
486
486
; FEATURE-NEXT: ret void
487
487
;
488
488
; DEFAULT-LABEL: define amdgpu_kernel void @v8i8_phi_chain(
489
- ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST0:%.*]], ptr addrspace(1) nocapture [[DST1:%.*]]) #[[ATTR0]] {
489
+ ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST0:%.*]], ptr addrspace(1) captures(none) [[DST1:%.*]]) #[[ATTR0]] {
490
490
; DEFAULT-NEXT: entry:
491
491
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
492
492
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <8 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -561,7 +561,7 @@ define amdgpu_kernel void @v8i8_multi_block(ptr addrspace(1) %src1, ptr addrspac
561
561
; GFX906-NEXT: ret void
562
562
;
563
563
; FEATURE-LABEL: define amdgpu_kernel void @v8i8_multi_block(
564
- ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST0:%.*]], ptr addrspace(1) nocapture [[DST1:%.*]]) #[[ATTR0]] {
564
+ ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST0:%.*]], ptr addrspace(1) captures(none) [[DST1:%.*]]) #[[ATTR0]] {
565
565
; FEATURE-NEXT: entry:
566
566
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
567
567
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <8 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -586,7 +586,7 @@ define amdgpu_kernel void @v8i8_multi_block(ptr addrspace(1) %src1, ptr addrspac
586
586
; FEATURE-NEXT: ret void
587
587
;
588
588
; DEFAULT-LABEL: define amdgpu_kernel void @v8i8_multi_block(
589
- ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST0:%.*]], ptr addrspace(1) nocapture [[DST1:%.*]]) #[[ATTR0]] {
589
+ ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST0:%.*]], ptr addrspace(1) captures(none) [[DST1:%.*]]) #[[ATTR0]] {
590
590
; DEFAULT-NEXT: entry:
591
591
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
592
592
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <8 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -657,7 +657,7 @@ define amdgpu_kernel void @v32i8_loop_carried(ptr addrspace(1) %src1, ptr addrsp
657
657
; GFX906-NEXT: ret void
658
658
;
659
659
; FEATURE-LABEL: define amdgpu_kernel void @v32i8_loop_carried(
660
- ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
660
+ ; FEATURE-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
661
661
; FEATURE-NEXT: entry:
662
662
; FEATURE-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
663
663
; FEATURE-NEXT: [[GEP1:%.*]] = getelementptr <32 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
@@ -680,7 +680,7 @@ define amdgpu_kernel void @v32i8_loop_carried(ptr addrspace(1) %src1, ptr addrsp
680
680
; FEATURE-NEXT: ret void
681
681
;
682
682
; DEFAULT-LABEL: define amdgpu_kernel void @v32i8_loop_carried(
683
- ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) nocapture [[DST:%.*]]) #[[ATTR0]] {
683
+ ; DEFAULT-SAME: ptr addrspace(1) [[SRC1:%.*]], ptr addrspace(1) [[SRC2:%.*]], ptr addrspace(1) captures(none) [[DST:%.*]]) #[[ATTR0]] {
684
684
; DEFAULT-NEXT: entry:
685
685
; DEFAULT-NEXT: [[IDX:%.*]] = call i32 @llvm.amdgcn.workitem.id.x()
686
686
; DEFAULT-NEXT: [[GEP1:%.*]] = getelementptr <32 x i8>, ptr addrspace(1) [[SRC1]], i32 [[IDX]]
0 commit comments