Skip to content

Commit 9466b49

Browse files
nikicnikic
committed
[Clang] Convert various tests to opaque pointers (NFC)
These were all tests where no manual fixup was required.
1 parent 5e6467b commit 9466b49

File tree

227 files changed

+6863
-8157
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

227 files changed

+6863
-8157
lines changed

‎clang/test/CodeGen/X86/avx512f-builtins.c

Lines changed: 139 additions & 145 deletions
Large diffs are not rendered by default.

‎clang/test/CodeGen/aarch64-bf16-ldst-intrinsics.c

Lines changed: 98 additions & 158 deletions
Large diffs are not rendered by default.

‎clang/test/CodeGen/aarch64-neon-ldst-one.c

Lines changed: 2863 additions & 3907 deletions
Large diffs are not rendered by default.

‎clang/test/CodeGen/arm-vaarg.c

Lines changed: 3 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
// RUN: %clang -Xclang -no-opaque-pointers -mfloat-abi=soft -target arm-linux-gnu -emit-llvm -S -o - %s | FileCheck %s
1+
// RUN: %clang -mfloat-abi=soft -target arm-linux-gnu -emit-llvm -S -o - %s | FileCheck %s
22

33
struct Empty {};
44

@@ -7,15 +7,13 @@ struct Empty emptyvar;
77
void take_args(int a, ...) {
88
// CHECK: [[ALLOCA_VA_LIST:%[a-zA-Z0-9._]+]] = alloca %struct.__va_list, align 4
99
// CHECK: call void @llvm.va_start
10-
// CHECK-NEXT: [[AP_ADDR:%[a-zA-Z0-9._]+]] = bitcast %struct.__va_list* [[ALLOCA_VA_LIST]] to i8**
11-
// CHECK-NEXT: [[LOAD_AP:%[a-zA-Z0-9._]+]] = load i8*, i8** [[AP_ADDR]], align 4
12-
// CHECK-NEXT: [[EMPTY_PTR:%[a-zA-Z0-9._]+]] = bitcast i8* [[LOAD_AP]] to %struct.Empty*
10+
// CHECK-NEXT: [[LOAD_AP:%[a-zA-Z0-9._]+]] = load ptr, ptr [[ALLOCA_VA_LIST]], align 4
1311

1412
// It's conceivable that EMPTY_PTR may not actually be a valid pointer
1513
// (e.g. it's at the very bottom of the stack and the next page is
1614
// invalid). This doesn't matter provided it's never loaded (there's no
1715
// well-defined way to tell), but it becomes a problem if we do try to use it.
18-
// CHECK-NOT: load %struct.Empty, %struct.Empty* [[EMPTY_PTR]]
16+
// CHECK-NOT: load %struct.Empty, ptr [[LOAD_AP]]
1917
__builtin_va_list l;
2018
__builtin_va_start(l, a);
2119
emptyvar = __builtin_va_arg(l, struct Empty);

‎clang/test/CodeGen/complex-convert.c

Lines changed: 417 additions & 417 deletions
Large diffs are not rendered by default.

‎clang/test/CodeGen/instrument-objc-method.m

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
1-
// RUN: %clang_cc1 -no-opaque-pointers -S -triple x86_64-apple-darwin10 -debug-info-kind=standalone -emit-llvm -o - %s -finstrument-functions | FileCheck %s
2-
// RUN: %clang_cc1 -no-opaque-pointers -S -triple x86_64-apple-darwin10 -debug-info-kind=standalone -emit-llvm -o - %s -finstrument-function-entry-bare | FileCheck -check-prefix=BARE %s
1+
// RUN: %clang_cc1 -S -triple x86_64-apple-darwin10 -debug-info-kind=standalone -emit-llvm -o - %s -finstrument-functions | FileCheck %s
2+
// RUN: %clang_cc1 -S -triple x86_64-apple-darwin10 -debug-info-kind=standalone -emit-llvm -o - %s -finstrument-function-entry-bare | FileCheck -check-prefix=BARE %s
33

44
@interface ObjCClass
55
@end
@@ -28,7 +28,7 @@ + (void)load __attribute__((no_instrument_function)) {
2828
- (void)dealloc __attribute__((no_instrument_function)) {
2929
}
3030

31-
// CHECK: declare void @__cyg_profile_func_enter(i8*, i8*)
32-
// CHECK: declare void @__cyg_profile_func_exit(i8*, i8*)
31+
// CHECK: declare void @__cyg_profile_func_enter(ptr, ptr)
32+
// CHECK: declare void @__cyg_profile_func_exit(ptr, ptr)
3333
// BARE: declare void @__cyg_profile_func_enter_bare
3434
@end

‎clang/test/CodeGen/named_reg_global.c

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
// RUN: %clang_cc1 -no-opaque-pointers -triple x86_64-linux-gnu -S -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-X86-64
2-
// RUN: %clang_cc1 -no-opaque-pointers -triple arm64-linux-gnu -S -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-ARM
3-
// RUN: %clang_cc1 -no-opaque-pointers -triple armv7-linux-gnu -target-abi apcs-gnu -S -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-ARM
1+
// RUN: %clang_cc1 -triple x86_64-linux-gnu -S -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-X86-64
2+
// RUN: %clang_cc1 -triple arm64-linux-gnu -S -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-ARM
3+
// RUN: %clang_cc1 -triple armv7-linux-gnu -target-abi apcs-gnu -S -emit-llvm %s -o - | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-ARM
44

55
// CHECK-NOT: @sp = common global
66

@@ -31,7 +31,7 @@ unsigned long get_stack_pointer_addr(void) {
3131
// CHECK: declare{{.*}} i[[bits]] @llvm.read_register.i[[bits]](metadata)
3232

3333
// CHECK: define{{.*}} void @set_stack_pointer_addr(i[[bits]] noundef %addr) #0 {
34-
// CHECK: [[sto:%[0-9]+]] = load i[[bits]], i[[bits]]* %
34+
// CHECK: [[sto:%[0-9]+]] = load i[[bits]], ptr %
3535
// CHECK: call void @llvm.write_register.i[[bits]](metadata !0, i[[bits]] [[sto]])
3636
// CHECK: ret void
3737
void set_stack_pointer_addr(unsigned long addr) {
@@ -44,13 +44,13 @@ int fn1(void) {
4444
return (*p4TH).word.len;
4545
}
4646
// CHECK: %[[regr:[0-9]+]] = call i[[bits]] @llvm.read_register.i[[bits]](metadata !0)
47-
// CHECK: inttoptr i[[bits]] %[[regr]] to %struct.p4_Thread*
47+
// CHECK: inttoptr i[[bits]] %[[regr]] to ptr
4848

4949
// CHECK: define {{.*}}@fn2
5050
void fn2(struct p4_Thread *val) {
5151
p4TH = val;
5252
}
53-
// CHECK: %[[regw:[0-9]+]] = ptrtoint %struct.p4_Thread* %{{.*}} to i[[bits]]
53+
// CHECK: %[[regw:[0-9]+]] = ptrtoint ptr %{{.*}} to i[[bits]]
5454
// CHECK: call void @llvm.write_register.i[[bits]](metadata !0, i[[bits]] %[[regw]])
5555

5656
// CHECK-X86-64: !llvm.named.register.rsp = !{!0}

‎clang/test/CodeGen/sanitize-thread-no-checking-at-run-time.m

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
1-
// RUN: %clang_cc1 -no-opaque-pointers -triple x86_64-apple-darwin -x objective-c++ -fblocks -emit-llvm -o - %s | FileCheck -check-prefix=WITHOUT %s
2-
// RUN: %clang_cc1 -no-opaque-pointers -triple x86_64-apple-darwin -x objective-c++ -fblocks -emit-llvm -o - %s -fsanitize=thread | FileCheck -check-prefix=TSAN %s
1+
// RUN: %clang_cc1 -triple x86_64-apple-darwin -x objective-c++ -fblocks -emit-llvm -o - %s | FileCheck -check-prefix=WITHOUT %s
2+
// RUN: %clang_cc1 -triple x86_64-apple-darwin -x objective-c++ -fblocks -emit-llvm -o - %s -fsanitize=thread | FileCheck -check-prefix=TSAN %s
33

44
// WITHOUT-NOT: "sanitize_thread_no_checking_at_run_time"
55

@@ -35,7 +35,7 @@ - (void)dealloc {
3535
void test2(id x) {
3636
extern void test2_helper(id (^)(void));
3737
test2_helper(^{ return x; });
38-
// TSAN: define linkonce_odr hidden void @__destroy_helper_block_8_32o(i8* noundef %0) unnamed_addr [[ATTR:#[0-9]+]]
38+
// TSAN: define linkonce_odr hidden void @__destroy_helper_block_8_32o(ptr noundef %0) unnamed_addr [[ATTR:#[0-9]+]]
3939
}
4040

4141
// TSAN: attributes [[ATTR]] = { noinline nounwind {{.*}} "sanitize_thread_no_checking_at_run_time" {{.*}} }

‎clang/test/CodeGen/thinlto-opaque-typed-mix.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -15,9 +15,9 @@
1515
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
1616
target triple = "x86_64--"
1717

18-
declare i8* @f2()
18+
declare ptr @f2()
1919

2020
define i32 @main() {
21-
call i8* @f2()
21+
call ptr @f2()
2222
ret i32 0
2323
}

‎clang/test/CodeGen/ubsan-pointer-overflow.m

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,17 +1,17 @@
1-
// RUN: %clang_cc1 -no-opaque-pointers -triple x86_64-apple-darwin10 -w -emit-llvm -o - %s -fsanitize=pointer-overflow | FileCheck %s
1+
// RUN: %clang_cc1 -triple x86_64-apple-darwin10 -w -emit-llvm -o - %s -fsanitize=pointer-overflow | FileCheck %s
22

33
// CHECK-LABEL: define{{.*}} void @variable_len_array_arith
44
void variable_len_array_arith(int n, int k) {
55
int vla[n];
66
int (*p)[n] = &vla;
77
8-
// CHECK: getelementptr inbounds i32, i32* {{.*}}, i64 [[INC:%.*]]
8+
// CHECK: getelementptr inbounds i32, ptr {{.*}}, i64 [[INC:%.*]]
99
// CHECK: @llvm.smul.with.overflow.i64(i64 4, i64 [[INC]]), !nosanitize
1010
// CHECK-NOT: select
1111
// CHECK: call void @__ubsan_handle_pointer_overflow{{.*}}
1212
++p;
1313
14-
// CHECK: getelementptr inbounds i32, i32* {{.*}}, i64 [[IDXPROM:%.*]]
14+
// CHECK: getelementptr inbounds i32, ptr {{.*}}, i64 [[IDXPROM:%.*]]
1515
// CHECK: @llvm.smul.with.overflow.i64(i64 4, i64 [[IDXPROM]]), !nosanitize
1616
// CHECK: select
1717
// CHECK: call void @__ubsan_handle_pointer_overflow{{.*}}

‎clang/test/CodeGenCUDA/Inputs/device-code.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
target triple = "nvptx-unknown-cuda"
66

7-
declare i32 @__nvvm_reflect(i8*)
7+
declare i32 @__nvvm_reflect(ptr)
88

99
@"$str" = private addrspace(1) constant [8 x i8] c"USE_MUL\00"
1010

@@ -17,7 +17,7 @@ define void @used_subfunc(float %a) {
1717
}
1818

1919
define float @_Z17device_mul_or_addff(float %a, float %b) {
20-
%reflect = call i32 @__nvvm_reflect(i8* addrspacecast (i8 addrspace(1)* getelementptr inbounds ([8 x i8], [8 x i8] addrspace(1)* @"$str", i32 0, i32 0) to i8*))
20+
%reflect = call i32 @__nvvm_reflect(ptr addrspacecast (ptr addrspace(1) @"$str" to ptr))
2121
%cmp = icmp ne i32 %reflect, 0
2222
br i1 %cmp, label %use_mul, label %use_add
2323

‎clang/test/CodeGenCUDA/cxx-call-kernel.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,13 @@
11
// REQUIRES: x86-registered-target
2-
// RUN: %clang_cc1 -no-opaque-pointers -triple x86_64-unknown-linux-gnu \
2+
// RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu \
33
// RUN: -x hip -emit-llvm-bc %s -o %t.hip.bc
4-
// RUN: %clang_cc1 -no-opaque-pointers -triple x86_64-unknown-linux-gnu \
4+
// RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu \
55
// RUN: -mlink-bitcode-file %t.hip.bc -DHIP_PLATFORM -emit-llvm \
66
// RUN: %s -o - | FileCheck %s
77

88
#include "Inputs/cuda.h"
99

10-
// CHECK: @_Z2g1i = constant void (i32)* @_Z17__device_stub__g1i, align 8
10+
// CHECK: @_Z2g1i = constant ptr @_Z17__device_stub__g1i, align 8
1111
#if __HIP__
1212
__global__ void g1(int x) {}
1313
#else

‎clang/test/CodeGenCXX/amdgcn-automatic-variable.cpp

Lines changed: 34 additions & 34 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,13 @@
11
// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
2-
// RUN: %clang_cc1 -no-opaque-pointers -O0 -triple amdgcn---amdgiz -emit-llvm %s -o - | FileCheck %s
2+
// RUN: %clang_cc1 -O0 -triple amdgcn---amdgiz -emit-llvm %s -o - | FileCheck %s
33

44
// CHECK-LABEL: @_Z5func1Pi(
55
// CHECK-NEXT: entry:
6-
// CHECK-NEXT: [[X_ADDR:%.*]] = alloca i32*, align 8, addrspace(5)
7-
// CHECK-NEXT: [[X_ADDR_ASCAST:%.*]] = addrspacecast i32* addrspace(5)* [[X_ADDR]] to i32**
8-
// CHECK-NEXT: store i32* [[X:%.*]], i32** [[X_ADDR_ASCAST]], align 8
9-
// CHECK-NEXT: [[TMP0:%.*]] = load i32*, i32** [[X_ADDR_ASCAST]], align 8
10-
// CHECK-NEXT: store i32 1, i32* [[TMP0]], align 4
6+
// CHECK-NEXT: [[X_ADDR:%.*]] = alloca ptr, align 8, addrspace(5)
7+
// CHECK-NEXT: [[X_ADDR_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[X_ADDR]] to ptr
8+
// CHECK-NEXT: store ptr [[X:%.*]], ptr [[X_ADDR_ASCAST]], align 8
9+
// CHECK-NEXT: [[TMP0:%.*]] = load ptr, ptr [[X_ADDR_ASCAST]], align 8
10+
// CHECK-NEXT: store i32 1, ptr [[TMP0]], align 4
1111
// CHECK-NEXT: ret void
1212
//
1313
void func1(int *x) {
@@ -19,25 +19,25 @@ void func1(int *x) {
1919
// CHECK-NEXT: [[LV1:%.*]] = alloca i32, align 4, addrspace(5)
2020
// CHECK-NEXT: [[LV2:%.*]] = alloca i32, align 4, addrspace(5)
2121
// CHECK-NEXT: [[LA:%.*]] = alloca [100 x i32], align 4, addrspace(5)
22-
// CHECK-NEXT: [[LP1:%.*]] = alloca i32*, align 8, addrspace(5)
23-
// CHECK-NEXT: [[LP2:%.*]] = alloca i32*, align 8, addrspace(5)
22+
// CHECK-NEXT: [[LP1:%.*]] = alloca ptr, align 8, addrspace(5)
23+
// CHECK-NEXT: [[LP2:%.*]] = alloca ptr, align 8, addrspace(5)
2424
// CHECK-NEXT: [[LVC:%.*]] = alloca i32, align 4, addrspace(5)
25-
// CHECK-NEXT: [[LV1_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[LV1]] to i32*
26-
// CHECK-NEXT: [[LV2_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[LV2]] to i32*
27-
// CHECK-NEXT: [[LA_ASCAST:%.*]] = addrspacecast [100 x i32] addrspace(5)* [[LA]] to [100 x i32]*
28-
// CHECK-NEXT: [[LP1_ASCAST:%.*]] = addrspacecast i32* addrspace(5)* [[LP1]] to i32**
29-
// CHECK-NEXT: [[LP2_ASCAST:%.*]] = addrspacecast i32* addrspace(5)* [[LP2]] to i32**
30-
// CHECK-NEXT: [[LVC_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[LVC]] to i32*
31-
// CHECK-NEXT: store i32 1, i32* [[LV1_ASCAST]], align 4
32-
// CHECK-NEXT: store i32 2, i32* [[LV2_ASCAST]], align 4
33-
// CHECK-NEXT: [[ARRAYIDX:%.*]] = getelementptr inbounds [100 x i32], [100 x i32]* [[LA_ASCAST]], i64 0, i64 0
34-
// CHECK-NEXT: store i32 3, i32* [[ARRAYIDX]], align 4
35-
// CHECK-NEXT: store i32* [[LV1_ASCAST]], i32** [[LP1_ASCAST]], align 8
36-
// CHECK-NEXT: [[ARRAYDECAY:%.*]] = getelementptr inbounds [100 x i32], [100 x i32]* [[LA_ASCAST]], i64 0, i64 0
37-
// CHECK-NEXT: store i32* [[ARRAYDECAY]], i32** [[LP2_ASCAST]], align 8
38-
// CHECK-NEXT: call void @_Z5func1Pi(i32* noundef [[LV1_ASCAST]])
39-
// CHECK-NEXT: store i32 4, i32* [[LVC_ASCAST]], align 4
40-
// CHECK-NEXT: store i32 4, i32* [[LV1_ASCAST]], align 4
25+
// CHECK-NEXT: [[LV1_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[LV1]] to ptr
26+
// CHECK-NEXT: [[LV2_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[LV2]] to ptr
27+
// CHECK-NEXT: [[LA_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[LA]] to ptr
28+
// CHECK-NEXT: [[LP1_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[LP1]] to ptr
29+
// CHECK-NEXT: [[LP2_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[LP2]] to ptr
30+
// CHECK-NEXT: [[LVC_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[LVC]] to ptr
31+
// CHECK-NEXT: store i32 1, ptr [[LV1_ASCAST]], align 4
32+
// CHECK-NEXT: store i32 2, ptr [[LV2_ASCAST]], align 4
33+
// CHECK-NEXT: [[ARRAYIDX:%.*]] = getelementptr inbounds [100 x i32], ptr [[LA_ASCAST]], i64 0, i64 0
34+
// CHECK-NEXT: store i32 3, ptr [[ARRAYIDX]], align 4
35+
// CHECK-NEXT: store ptr [[LV1_ASCAST]], ptr [[LP1_ASCAST]], align 8
36+
// CHECK-NEXT: [[ARRAYDECAY:%.*]] = getelementptr inbounds [100 x i32], ptr [[LA_ASCAST]], i64 0, i64 0
37+
// CHECK-NEXT: store ptr [[ARRAYDECAY]], ptr [[LP2_ASCAST]], align 8
38+
// CHECK-NEXT: call void @_Z5func1Pi(ptr noundef [[LV1_ASCAST]])
39+
// CHECK-NEXT: store i32 4, ptr [[LVC_ASCAST]], align 4
40+
// CHECK-NEXT: store i32 4, ptr [[LV1_ASCAST]], align 4
4141
// CHECK-NEXT: ret void
4242
//
4343
void func2(void) {
@@ -73,9 +73,9 @@ int x;
7373
// CHECK-LABEL: @_Z5func3v(
7474
// CHECK-NEXT: entry:
7575
// CHECK-NEXT: [[A:%.*]] = alloca [[CLASS_A:%.*]], align 4, addrspace(5)
76-
// CHECK-NEXT: [[A_ASCAST:%.*]] = addrspacecast [[CLASS_A]] addrspace(5)* [[A]] to %class.A*
77-
// CHECK-NEXT: call void @_ZN1AC1Ev(%class.A* noundef nonnull align 4 dereferenceable(4) [[A_ASCAST]])
78-
// CHECK-NEXT: call void @_ZN1AD1Ev(%class.A* noundef nonnull align 4 dereferenceable(4) [[A_ASCAST]])
76+
// CHECK-NEXT: [[A_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[A]] to ptr
77+
// CHECK-NEXT: call void @_ZN1AC1Ev(ptr noundef nonnull align 4 dereferenceable(4) [[A_ASCAST]])
78+
// CHECK-NEXT: call void @_ZN1AD1Ev(ptr noundef nonnull align 4 dereferenceable(4) [[A_ASCAST]])
7979
// CHECK-NEXT: ret void
8080
//
8181
void func3() {
@@ -85,9 +85,9 @@ void func3() {
8585
// CHECK-LABEL: @_Z5func4i(
8686
// CHECK-NEXT: entry:
8787
// CHECK-NEXT: [[X_ADDR:%.*]] = alloca i32, align 4, addrspace(5)
88-
// CHECK-NEXT: [[X_ADDR_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[X_ADDR]] to i32*
89-
// CHECK-NEXT: store i32 [[X:%.*]], i32* [[X_ADDR_ASCAST]], align 4
90-
// CHECK-NEXT: call void @_Z5func1Pi(i32* noundef [[X_ADDR_ASCAST]])
88+
// CHECK-NEXT: [[X_ADDR_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[X_ADDR]] to ptr
89+
// CHECK-NEXT: store i32 [[X:%.*]], ptr [[X_ADDR_ASCAST]], align 4
90+
// CHECK-NEXT: call void @_Z5func1Pi(ptr noundef [[X_ADDR_ASCAST]])
9191
// CHECK-NEXT: ret void
9292
//
9393
void func4(int x) {
@@ -97,7 +97,7 @@ void func4(int x) {
9797
// CHECK-LABEL: @_Z5func5v(
9898
// CHECK-NEXT: entry:
9999
// CHECK-NEXT: [[X:%.*]] = alloca i32, align 4, addrspace(5)
100-
// CHECK-NEXT: [[X_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[X]] to i32*
100+
// CHECK-NEXT: [[X_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[X]] to ptr
101101
// CHECK-NEXT: ret void
102102
//
103103
void func5() {
@@ -108,7 +108,7 @@ void func5() {
108108
// CHECK-LABEL: @_Z5func6v(
109109
// CHECK-NEXT: entry:
110110
// CHECK-NEXT: [[X:%.*]] = alloca i32, align 4, addrspace(5)
111-
// CHECK-NEXT: [[X_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[X]] to i32*
111+
// CHECK-NEXT: [[X_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[X]] to ptr
112112
// CHECK-NEXT: ret void
113113
//
114114
void func6() {
@@ -120,10 +120,10 @@ extern void use(int *);
120120
// CHECK-LABEL: @_Z5func7v(
121121
// CHECK-NEXT: entry:
122122
// CHECK-NEXT: [[X:%.*]] = alloca i32, align 4, addrspace(5)
123-
// CHECK-NEXT: [[X_ASCAST:%.*]] = addrspacecast i32 addrspace(5)* [[X]] to i32*
123+
// CHECK-NEXT: [[X_ASCAST:%.*]] = addrspacecast ptr addrspace(5) [[X]] to ptr
124124
// CHECK-NEXT: br label [[LATER:%.*]]
125125
// CHECK: later:
126-
// CHECK-NEXT: call void @_Z3usePi(i32* noundef [[X_ASCAST]])
126+
// CHECK-NEXT: call void @_Z3usePi(ptr noundef [[X_ASCAST]])
127127
// CHECK-NEXT: ret void
128128
//
129129
void func7() {

0 commit comments

Comments
 (0)