Skip to content

Commit 03dfa44

Browse files
committed
[XTENSA] Remove unused code
We will never (need to) support signal handling coming from a double exception. There are too many things that could go wrong and delivering signals is not the fastest method for IPC, anyway. Signed-off-by: Chris Zankel <[email protected]>
1 parent 3b4a49e commit 03dfa44

File tree

1 file changed

+0
-22
lines changed

1 file changed

+0
-22
lines changed

arch/xtensa/kernel/entry.S

Lines changed: 0 additions & 22 deletions
Original file line numberDiff line numberDiff line change
@@ -28,7 +28,6 @@
2828

2929
/* Unimplemented features. */
3030

31-
#undef SIGNAL_HANDLING_IN_DOUBLE_EXCEPTION
3231
#undef KERNEL_STACK_OVERFLOW_CHECK
3332
#undef PREEMPTIBLE_KERNEL
3433
#undef ALLOCA_EXCEPTION_IN_IRAM
@@ -431,11 +430,8 @@ common_exception_return:
431430
_bbsi.l a4, TIF_NEED_RESCHED, 3f
432431
_bbci.l a4, TIF_SIGPENDING, 4f
433432

434-
#ifndef SIGNAL_HANDLING_IN_DOUBLE_EXCEPTION
435433
l32i a4, a1, PT_DEPC
436434
bgeui a4, VALID_DOUBLE_EXCEPTION_ADDRESS, 4f
437-
#endif
438-
439435
/* Reenable interrupts and call do_signal() */
440436

441437
wsr a3, PS
@@ -1247,16 +1243,6 @@ fast_syscall_spill_registers_fixup:
12471243
* Note: This frame might be the same as above.
12481244
*/
12491245

1250-
#ifdef SIGNAL_HANDLING_IN_DOUBLE_EXCEPTION
1251-
/* Restore registers we precautiously saved.
1252-
* We have the value of the 'right' a3
1253-
*/
1254-
1255-
l32i a7, a2, PT_AREG5
1256-
l32i a11, a2, PT_AREG6
1257-
l32i a15, a2, PT_AREG7
1258-
#endif
1259-
12601246
/* Setup stack pointer. */
12611247

12621248
addi a2, a2, -PT_USER_SIZE
@@ -1290,14 +1276,6 @@ fast_syscall_spill_registers_fixup_return:
12901276
s32i a2, a3, EXC_TABLE_PARAM
12911277
l32i a2, a3, EXC_TABLE_KSTK
12921278

1293-
#ifdef SIGNAL_HANDLING_IN_DOUBLE_EXCEPTION
1294-
/* Save registers again that might be clobbered. */
1295-
1296-
s32i a7, a2, PT_AREG5
1297-
s32i a11, a2, PT_AREG6
1298-
s32i a15, a2, PT_AREG7
1299-
#endif
1300-
13011279
/* Load WB at the time the exception occurred. */
13021280

13031281
rsr a3, SAR # WB is still in SAR

0 commit comments

Comments
 (0)