@@ -104,8 +104,7 @@ static void show_faulting_vma(unsigned long address)
104
104
if (IS_ERR (nm ))
105
105
nm = "?" ;
106
106
}
107
- pr_info (" @off 0x%lx in [%s]\n"
108
- " VMA: 0x%08lx to 0x%08lx\n" ,
107
+ pr_info (" @off 0x%lx in [%s] VMA: 0x%08lx to 0x%08lx\n" ,
109
108
vma -> vm_start < TASK_UNMAPPED_BASE ?
110
109
address : address - vma -> vm_start ,
111
110
nm , vma -> vm_start , vma -> vm_end );
@@ -120,8 +119,6 @@ static void show_ecr_verbose(struct pt_regs *regs)
120
119
unsigned int vec , cause_code ;
121
120
unsigned long address ;
122
121
123
- pr_info ("\n[ECR ]: 0x%08lx => " , regs -> event );
124
-
125
122
/* For Data fault, this is data address not instruction addr */
126
123
address = current -> thread .fault_address ;
127
124
@@ -130,10 +127,10 @@ static void show_ecr_verbose(struct pt_regs *regs)
130
127
131
128
/* For DTLB Miss or ProtV, display the memory involved too */
132
129
if (vec == ECR_V_DTLB_MISS ) {
133
- pr_cont ("Invalid %s @ 0x%08lx by insn @ 0x%08lx \n" ,
130
+ pr_cont ("Invalid %s @ 0x%08lx by insn @ %pS \n" ,
134
131
(cause_code == 0x01 ) ? "Read" :
135
132
((cause_code == 0x02 ) ? "Write" : "EX" ),
136
- address , regs -> ret );
133
+ address , ( void * ) regs -> ret );
137
134
} else if (vec == ECR_V_ITLB_MISS ) {
138
135
pr_cont ("Insn could not be fetched\n" );
139
136
} else if (vec == ECR_V_MACH_CHK ) {
@@ -191,31 +188,31 @@ void show_regs(struct pt_regs *regs)
191
188
192
189
show_ecr_verbose (regs );
193
190
194
- pr_info ("[EFA ]: 0x%08lx\n[BLINK ]: %pS\n[ERET ]: %pS\n" ,
195
- current -> thread .fault_address ,
196
- (void * )regs -> blink , (void * )regs -> ret );
197
-
198
191
if (user_mode (regs ))
199
192
show_faulting_vma (regs -> ret ); /* faulting code, not data */
200
193
201
- pr_info ("[STAT32]: 0x%08lx" , regs -> status32 );
194
+ pr_info ("ECR: 0x%08lx EFA: 0x%08lx ERET: 0x%08lx\n" ,
195
+ regs -> event , current -> thread .fault_address , regs -> ret );
196
+
197
+ pr_info ("STAT32: 0x%08lx" , regs -> status32 );
202
198
203
199
#define STS_BIT (r , bit ) r->status32 & STATUS_##bit##_MASK ? #bit" " : ""
204
200
205
201
#ifdef CONFIG_ISA_ARCOMPACT
206
- pr_cont (" : %2s%2s%2s%2s%2s%2s%2s\n " ,
202
+ pr_cont (" [ %2s%2s%2s%2s%2s%2s%2s] " ,
207
203
(regs -> status32 & STATUS_U_MASK ) ? "U " : "K " ,
208
204
STS_BIT (regs , DE ), STS_BIT (regs , AE ),
209
205
STS_BIT (regs , A2 ), STS_BIT (regs , A1 ),
210
206
STS_BIT (regs , E2 ), STS_BIT (regs , E1 ));
211
207
#else
212
- pr_cont (" : %2s%2s%2s%2s\n " ,
208
+ pr_cont (" [ %2s%2s%2s%2s] " ,
213
209
STS_BIT (regs , IE ),
214
210
(regs -> status32 & STATUS_U_MASK ) ? "U " : "K " ,
215
211
STS_BIT (regs , DE ), STS_BIT (regs , AE ));
216
212
#endif
217
- pr_info ("BTA: 0x%08lx\t SP: 0x%08lx\t FP: 0x%08lx\n" ,
218
- regs -> bta , regs -> sp , regs -> fp );
213
+ pr_cont (" BTA: 0x%08lx\n" , regs -> bta );
214
+ pr_info ("BLK: %pS\n SP: 0x%08lx FP: 0x%08lx\n" ,
215
+ (void * )regs -> blink , regs -> sp , regs -> fp );
219
216
pr_info ("LPS: 0x%08lx\tLPE: 0x%08lx\tLPC: 0x%08lx\n" ,
220
217
regs -> lp_start , regs -> lp_end , regs -> lp_count );
221
218
0 commit comments