Skip to content

Commit 88cda00

Browse files
Marc Zyngiergclement
authored andcommitted
ARM64: dts: marvell: armada37xx: Fix timer interrupt specifiers
Contrary to popular belief, PPIs connected to a GICv3 to not have an affinity field similar to that of GICv2. That is consistent with the fact that GICv3 is designed to accomodate thousands of CPUs, and fitting them as a bitmap in a byte is... difficult. Fixes: adbc369 ("arm64: dts: add the Marvell Armada 3700 family and a development board") Cc: <[email protected]> Signed-off-by: Marc Zyngier <[email protected]> Signed-off-by: Gregory CLEMENT <[email protected]>
1 parent 6ef84a8 commit 88cda00

File tree

1 file changed

+4
-8
lines changed

1 file changed

+4
-8
lines changed

arch/arm64/boot/dts/marvell/armada-37xx.dtsi

Lines changed: 4 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -75,14 +75,10 @@
7575

7676
timer {
7777
compatible = "arm,armv8-timer";
78-
interrupts = <GIC_PPI 13
79-
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
80-
<GIC_PPI 14
81-
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
82-
<GIC_PPI 11
83-
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
84-
<GIC_PPI 10
85-
(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
78+
interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>,
79+
<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>,
80+
<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>,
81+
<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>;
8682
};
8783

8884
soc {

0 commit comments

Comments
 (0)