Skip to content

Commit 4d9f8de

Browse files
committed
f: analog test fixes
1 parent a4256d1 commit 4d9f8de

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

test/Electrical/analog.jl

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -74,7 +74,7 @@ end
7474
@named model = ODESystem(connections, t,
7575
systems = [R0, R1, R2, source, short, voltage, ground])
7676
sys = structural_simplify(model)
77-
prob = ODEProblem(sys, Pair[], (0, 2.0))
77+
prob = ODEProblem(sys, Pair[R2.i => 0.0], (0, 2.0))
7878
sol = solve(prob, Rodas4()) # has no state; does not work with Tsit5
7979
@test sol.retcode == Success
8080
@test sol[short.v] == sol[R0.v] == zeros(length(sol.t))
@@ -124,7 +124,7 @@ end
124124
@named model = ODESystem(connections, t;
125125
systems = [resistor, inductor, source, voltage, ground])
126126
sys = structural_simplify(model)
127-
prob = ODAEProblem(sys, [inductor.i => 0.0, inductor.i_start => 0.0], (0.0, 10.0))
127+
prob = ODAEProblem(sys, [inductor.i => 0.0], (0.0, 10.0))
128128
sol = solve(prob, Tsit5())
129129

130130
# Plots.plot(sol; vars=[inductor.i, inductor.i])

0 commit comments

Comments
 (0)