Skip to content

Commit e6430a3

Browse files
ven-kbaggepinnen
andcommitted
refactor: apply suggestions from code review
Co-authored-by: Fredrik Bagge Carlson <[email protected]>
1 parent 7d30b24 commit e6430a3

File tree

2 files changed

+12
-12
lines changed

2 files changed

+12
-12
lines changed

src/Electrical/Digital/logic.jl

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -30,14 +30,14 @@ function Base.show(io::IO, ::MIME"text/plain", l::Logic)
3030
elseif Int(l) == 9
3131
print(io, "DC")
3232
else
33-
print(io, "Invalid logic level")
33+
print(io, "Invalid logic level: $l")
3434
end
3535
end
3636

37-
Base.zero(l::Logic) = F0
38-
Base.zero(l::Type{Logic}) = F0
39-
Base.one(l::Logic) = F1
40-
Base.one(l::Type{Logic}) = F1
37+
Base.zero(::Logic) = F0
38+
Base.zero(::Type{Logic}) = F0
39+
Base.one(::Logic) = F1
40+
Base.one(::Type{Logic}) = F1
4141

4242
# Helpers to convert 1 and 0 to their `Logic` counterparts
4343
function Base.convert(l::Type{Logic}, i::Number)

src/Electrical/Digital/logic_vectors.jl

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -24,20 +24,20 @@ end
2424

2525
const LogicVector = Union{StdULogicVector, StdLogicVector}
2626

27-
Base.size(l::L) where {L <: LogicVector} = size(l.logic)
27+
Base.size(l::LogicVector) = size(l.logic)
2828

29-
Base.axes(l::L) where {L <: LogicVector} = axes(l.logic)
29+
Base.axes(l::LogicVector) = axes(l.logic)
3030

31-
function Base.getindex(s::L,
32-
i::Int) where {L <: LogicVector}
31+
function Base.getindex(s::LogicVector,
32+
i::Int)
3333
getindex(s.logic, i)
3434
end
35-
function Base.getindex(s::L, i1::Int, i2::Int,
36-
I::Int...) where {L <: LogicVector}
35+
function Base.getindex(s::LogicVector, i1::Int, i2::Int,
36+
I::Int...)
3737
getindex(s.logic, i1, i2, I...)
3838
end
3939

40-
get_logic_level(s::L) where {L <: LogicVector} = s.level
40+
get_logic_level(s::LogicVector) = s.level
4141

4242
# predefined vectors
4343
std_ulogic = StdULogicVector([U, X, F0, F1, Z, W, L, H, DC])

0 commit comments

Comments
 (0)