Skip to content

Commit bec2f65

Browse files
authored
Merge pull request #13 from kattni/lint-fix
Returned example to original state, pylintrc updated
2 parents 0bbb46e + 6f47916 commit bec2f65

File tree

3 files changed

+5
-5
lines changed

3 files changed

+5
-5
lines changed

.pylintrc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -156,7 +156,7 @@ ignored-classes=optparse.Values,thread._local,_thread._local
156156
# (useful for modules/projects where namespaces are manipulated during runtime
157157
# and thus existing member attributes cannot be deduced by static analysis. It
158158
# supports qualified module names, as well as Unix pattern matching.
159-
ignored-modules=
159+
ignored-modules=board
160160

161161
# Show a hint with possible names when a member name was not found. The aspect
162162
# of finding the hint is based on edit distance.

examples/max7219_simpletest.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,12 +1,12 @@
11
import time
2-
from board import TX, RX, D1
2+
from board import TX, RX, A1
33
import busio
44
import digitalio
55
from adafruit_max7219 import matrices
66

77
mosi = TX
88
clk = RX
9-
cs = digitalio.DigitalInOut(D1)
9+
cs = digitalio.DigitalInOut(A1)
1010

1111
spi = busio.SPI(clk, MOSI=mosi)
1212

examples/showbcddigits.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,13 @@
11
import time
22
import random
3-
from board import TX, RX, D1
3+
from board import TX, RX, A1
44
import busio
55
import digitalio
66
from adafruit_max7219 import bcddigits
77

88
mosi = TX
99
clk = RX
10-
cs = digitalio.DigitalInOut(D1)
10+
cs = digitalio.DigitalInOut(A1)
1111

1212
spi = busio.SPI(clk, MOSI=mosi)
1313

0 commit comments

Comments
 (0)