@@ -414,7 +414,7 @@ def get_pin(self, pin):
414
414
return DigitalInOut (pin , self )
415
415
416
416
@property
417
- def intcon (self ):
417
+ def interrupt_configuration (self ):
418
418
"""The raw INTCON interrupt control register. The INTCON register
419
419
controls how the associated pin value is compared for the
420
420
interrupt-on-change feature. If a bit is set, the corresponding
@@ -424,12 +424,12 @@ def intcon(self):
424
424
"""
425
425
return self ._read_u16le (_MCP23017_INTCONA )
426
426
427
- @intcon .setter
428
- def intcon (self , val ):
427
+ @interrupt_configuration .setter
428
+ def interrupt_configuration (self , val ):
429
429
self ._write_u16le (_MCP23017_INTCONA , val )
430
430
431
431
@property
432
- def gpinten (self ):
432
+ def interrupt_enable (self ):
433
433
"""The raw GPINTEN interrupt control register. The GPINTEN register
434
434
controls the interrupt-on-change feature for each pin. If a bit is
435
435
set, the corresponding pin is enabled for interrupt-on-change.
@@ -438,26 +438,26 @@ def gpinten(self):
438
438
"""
439
439
return self ._read_u16le (_MCP23017_GPINTENA )
440
440
441
- @gpinten .setter
442
- def gpinten (self , val ):
441
+ @interrupt_enable .setter
442
+ def interrupt_enable (self , val ):
443
443
self ._write_u16le (_MCP23017_GPINTENA , val )
444
444
445
445
@property
446
- def defval (self ):
446
+ def default_value (self ):
447
447
"""The raw DEFVAL interrupt control register. The default comparison
448
448
value is configured in the DEFVAL register. If enabled (via GPINTEN
449
449
and INTCON) to compare against the DEFVAL register, an opposite value
450
450
on the associated pin will cause an interrupt to occur.
451
451
"""
452
452
return self ._read_u16le (_MCP23017_DEFVALA )
453
453
454
- @defval .setter
455
- def defval (self , val ):
454
+ @default_value .setter
455
+ def default_value (self , val ):
456
456
self ._write_u16le (_MCP23017_DEFVALA , val )
457
457
458
458
459
459
@property
460
- def iocon (self ):
460
+ def io_control (self ):
461
461
"""The raw IOCON configuration register. Bit 1 controls interrupt
462
462
polarity (1 = active-high, 0 = active-low). Bit 2 is whether irq pin
463
463
is open drain (1 = open drain, 0 = push-pull). Bit 3 is unused.
@@ -468,6 +468,6 @@ def iocon(self):
468
468
"""
469
469
return self ._read_u8 (_MCP23017_IOCON )
470
470
471
- @iocon .setter
472
- def iocon (self , val ):
471
+ @io_control .setter
472
+ def io_control (self , val ):
473
473
self ._write_u8 (_MCP23017_IOCON , val )
0 commit comments