Skip to content

Commit 5679eb4

Browse files
gamblor21gamblor21
authored
Merge pull request #4677 from skerr92/add-cp-sapling-rev-b
Add cp sapling rev b
2 parents ad805f5 + 8b611d4 commit 5679eb4

File tree

5 files changed

+164
-0
lines changed

5 files changed

+164
-0
lines changed

‎.github/workflows/build.yml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -209,6 +209,7 @@ jobs:
209209
- "clue_nrf52840_express"
210210
- "cp32-m4"
211211
- "cp_sapling_m0"
212+
- "cp_sapling_m0_revb"
212213
- "cp_sapling_m0_spiflash"
213214
- "datalore_ip_m4"
214215
- "datum_distance"

‎ports/atmel-samd/boards/cp_sapling_m0_revb/board.c

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,40 @@
1+
/*
2+
* This file is part of the MicroPython project, http://micropython.org/
3+
*
4+
* The MIT License (MIT)
5+
*
6+
* Copyright (c) 2017 Scott Shawcroft for Adafruit Industries
7+
*
8+
* Permission is hereby granted, free of charge, to any person obtaining a copy
9+
* of this software and associated documentation files (the "Software"), to deal
10+
* in the Software without restriction, including without limitation the rights
11+
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
12+
* copies of the Software, and to permit persons to whom the Software is
13+
* furnished to do so, subject to the following conditions:
14+
*
15+
* The above copyright notice and this permission notice shall be included in
16+
* all copies or substantial portions of the Software.
17+
*
18+
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19+
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20+
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
21+
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
22+
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
23+
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
24+
* THE SOFTWARE.
25+
*/
26+
27+
#include "supervisor/board.h"
28+
#include "common-hal/microcontroller/Pin.h"
29+
#include "supervisor/shared/board.h"
30+
#include "hal/include/hal_gpio.h"
31+
32+
void board_init(void) {
33+
}
34+
35+
bool board_requests_safe_mode(void) {
36+
return false;
37+
}
38+
39+
void reset_board(void) {
40+
}

‎ports/atmel-samd/boards/cp_sapling_m0_revb/mpconfigboard.h

Lines changed: 55 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,55 @@
1+
#define MICROPY_HW_BOARD_NAME "CP Sapling M0"
2+
#define MICROPY_HW_MCU_NAME "samd21e18"
3+
4+
#define MICROPY_HW_NEOPIXEL (&pin_PA15)
5+
6+
#define MICROPY_PORT_A (0)
7+
#define MICROPY_PORT_B (0)
8+
#define MICROPY_PORT_C (0)
9+
10+
#define IGNORE_PIN_PA04 1
11+
#define IGNORE_PIN_PA05 1
12+
#define IGNORE_PIN_PA06 1
13+
#define IGNORE_PIN_PA12 1
14+
#define IGNORE_PIN_PA13 1
15+
#define IGNORE_PIN_PA20 1
16+
#define IGNORE_PIN_PA21 1
17+
#define IGNORE_PIN_PA23
18+
// USB is always used internally so skip the pin objects for it.
19+
#define IGNORE_PIN_PA24 1
20+
#define IGNORE_PIN_PA25 1
21+
#define IGNORE_PIN_PA30 1
22+
#define IGNORE_PIN_PA31 1
23+
#define IGNORE_PIN_PB01 1
24+
#define IGNORE_PIN_PB02 1
25+
#define IGNORE_PIN_PB03 1
26+
#define IGNORE_PIN_PB04 1
27+
#define IGNORE_PIN_PB05 1
28+
#define IGNORE_PIN_PB06 1
29+
#define IGNORE_PIN_PB07 1
30+
#define IGNORE_PIN_PB08 1
31+
#define IGNORE_PIN_PB09 1
32+
#define IGNORE_PIN_PB10 1
33+
#define IGNORE_PIN_PB11 1
34+
#define IGNORE_PIN_PB12 1
35+
#define IGNORE_PIN_PB13 1
36+
#define IGNORE_PIN_PB14 1
37+
#define IGNORE_PIN_PB15 1
38+
#define IGNORE_PIN_PB16 1
39+
#define IGNORE_PIN_PB17 1
40+
#define IGNORE_PIN_PB22 1
41+
#define IGNORE_PIN_PB23 1
42+
#define IGNORE_PIN_PB30 1
43+
#define IGNORE_PIN_PB31 1
44+
#define IGNORE_PIN_PB00 1
45+
46+
#define DEFAULT_I2C_BUS_SCL (&pin_PA09)
47+
#define DEFAULT_I2C_BUS_SDA (&pin_PA08)
48+
49+
#define DEFAULT_SPI_BUS_SS (&pin_PA22)
50+
#define DEFAULT_SPI_BUS_SCK (&pin_PA19)
51+
#define DEFAULT_SPI_BUS_MOSI (&pin_PA18)
52+
#define DEFAULT_SPI_BUS_MISO (&pin_PA17)
53+
54+
#define DEFAULT_UART_BUS_RX (&pin_PA00)
55+
#define DEFAULT_UART_BUX_TX (&pin_PA01)

‎ports/atmel-samd/boards/cp_sapling_m0_revb/mpconfigboard.mk

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
USB_VID = 0x1209
2+
USB_PID = 0x4DDF
3+
USB_PRODUCT = "CP Sapling Rev B"
4+
USB_MANUFACTURER = "Oak Development Technologies"
5+
6+
CHIP_VARIANT = SAMD21E18A
7+
CHIP_FAMILY = samd21
8+
9+
INTERNAL_FLASH_FILESYSTEM = 1
10+
LONGINT_IMPL = NONE
11+
CIRCUITPY_FULL_BUILD = 0
12+
13+
SUPEROPT_GC = 0
14+
SUPEROPT_VM = 0

‎ports/atmel-samd/boards/cp_sapling_m0_revb/pins.c

Lines changed: 54 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
#include "shared-bindings/board/__init__.h"
2+
3+
STATIC const mp_rom_map_elem_t board_global_dict_table[] = {
4+
5+
{ MP_ROM_QSTR(MP_QSTR_D4), MP_ROM_PTR(&pin_PA19) },
6+
{ MP_ROM_QSTR(MP_QSTR_A4), MP_ROM_PTR(&pin_PA19) },
7+
{ MP_ROM_QSTR(MP_QSTR_SCK), MP_ROM_PTR(&pin_PA19) },
8+
9+
{ MP_ROM_QSTR(MP_QSTR_D5), MP_ROM_PTR(&pin_PA18) },
10+
{ MP_ROM_QSTR(MP_QSTR_A5), MP_ROM_PTR(&pin_PA18) },
11+
{ MP_ROM_QSTR(MP_QSTR_MOSI), MP_ROM_PTR(&pin_PA18) },
12+
13+
{ MP_ROM_QSTR(MP_QSTR_D6), MP_ROM_PTR(&pin_PA17) },
14+
{ MP_ROM_QSTR(MP_QSTR_A6), MP_ROM_PTR(&pin_PA17) },
15+
{ MP_ROM_QSTR(MP_QSTR_MISO), MP_ROM_PTR(&pin_PA17) },
16+
17+
{ MP_ROM_QSTR(MP_QSTR_D7), MP_ROM_PTR(&pin_PA07) },
18+
{ MP_ROM_QSTR(MP_QSTR_A7), MP_ROM_PTR(&pin_PA07) },
19+
20+
{ MP_ROM_QSTR(MP_QSTR_D8), MP_ROM_PTR(&pin_PA00) },
21+
{ MP_ROM_QSTR(MP_QSTR_A8), MP_ROM_PTR(&pin_PA00) },
22+
{ MP_ROM_QSTR(MP_QSTR_RX), MP_ROM_PTR(&pin_PA00) },
23+
24+
{ MP_ROM_QSTR(MP_QSTR_D9), MP_ROM_PTR(&pin_PA01) },
25+
{ MP_ROM_QSTR(MP_QSTR_A9), MP_ROM_PTR(&pin_PA01) },
26+
{ MP_ROM_QSTR(MP_QSTR_TX), MP_ROM_PTR(&pin_PA01) },
27+
28+
{ MP_ROM_QSTR(MP_QSTR_D10), MP_ROM_PTR(&pin_PA02) },
29+
{ MP_ROM_QSTR(MP_QSTR_A10), MP_ROM_PTR(&pin_PA02) },
30+
31+
{ MP_ROM_QSTR(MP_QSTR_D11), MP_ROM_PTR(&pin_PA03) },
32+
{ MP_ROM_QSTR(MP_QSTR_A11), MP_ROM_PTR(&pin_PA03) },
33+
34+
{ MP_ROM_QSTR(MP_QSTR_D12), MP_ROM_PTR(&pin_PA03) },
35+
{ MP_ROM_QSTR(MP_QSTR_A12), MP_ROM_PTR(&pin_PA03) },
36+
37+
{ MP_ROM_QSTR(MP_QSTR_D13), MP_ROM_PTR(&pin_PA03) },
38+
{ MP_ROM_QSTR(MP_QSTR_A13), MP_ROM_PTR(&pin_PA03) },
39+
40+
{ MP_ROM_QSTR(MP_QSTR_D14), MP_ROM_PTR(&pin_PA09) },
41+
{ MP_ROM_QSTR(MP_QSTR_A14), MP_ROM_PTR(&pin_PA09) },
42+
{ MP_ROM_QSTR(MP_QSTR_SCL), MP_ROM_PTR(&pin_PA09) },
43+
44+
{ MP_ROM_QSTR(MP_QSTR_D15), MP_ROM_PTR(&pin_PA08) },
45+
{ MP_ROM_QSTR(MP_QSTR_A15), MP_ROM_PTR(&pin_PA08) },
46+
{ MP_ROM_QSTR(MP_QSTR_SDA), MP_ROM_PTR(&pin_PA08) },
47+
48+
{ MP_ROM_QSTR(MP_QSTR_NEOPIXEL), MP_ROM_PTR(&pin_PA15) },
49+
50+
{ MP_ROM_QSTR(MP_QSTR_I2C), MP_ROM_PTR(&board_i2c_obj) },
51+
{ MP_ROM_QSTR(MP_QSTR_SPI), MP_ROM_PTR(&board_spi_obj) },
52+
{ MP_ROM_QSTR(MP_QSTR_uart), MP_ROM_PTR(&board_uart_obj) },
53+
};
54+
MP_DEFINE_CONST_DICT(board_module_globals, board_global_dict_table);

0 commit comments

Comments
 (0)