@@ -109,53 +109,93 @@ LPUART_Type *mcu_uart_banks[] = { LPUART1, LPUART2, LPUART3, LPUART4, LPUART5, L
109
109
const mcu_periph_obj_t mcu_uart_rx_list [16 ] = {
110
110
PERIPH_PIN (1 , 2 , 0 , 0 , & pin_GPIO_AD_B0_07 ),
111
111
112
- PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_RX_SELECT_INPUT , 0 , & pin_GPIO_EMC_23 ),
113
- PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_RX_SELECT_INPUT , 1 , & pin_GPIO_AD_B1_09 ),
112
+ PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_RX_SELECT_INPUT , 0 , & pin_GPIO_AD_B1_09 ),
113
+ PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_RX_SELECT_INPUT , 1 , & pin_GPIO_EMC_23 ),
114
114
115
115
PERIPH_PIN (3 , 2 , kIOMUXC_LPUART3_RX_SELECT_INPUT , 0 , & pin_GPIO_EMC_07 ),
116
116
PERIPH_PIN (3 , 2 , kIOMUXC_LPUART3_RX_SELECT_INPUT , 1 , & pin_GPIO_AD_B0_15 ),
117
117
118
118
PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_RX_SELECT_INPUT , 0 , & pin_GPIO_EMC_03 ),
119
- PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_RX_SELECT_INPUT , 1 , & pin_GPIO_EMC_33 ),
120
- PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_RX_SELECT_INPUT , 2 , & pin_GPIO_AD_B1_11 ),
119
+ PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_RX_SELECT_INPUT , 1 , & pin_GPIO_AD_B1_11 ),
120
+ PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_RX_SELECT_INPUT , 2 , & pin_GPIO_EMC_33 ),
121
121
122
- PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_RX_SELECT_INPUT , 0 , & pin_GPIO_EMC_39 ),
123
- PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_RX_SELECT_INPUT , 1 , & pin_GPIO_AD_B0_11 ),
122
+ PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_RX_SELECT_INPUT , 0 , & pin_GPIO_AD_B0_11 ),
123
+ PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_RX_SELECT_INPUT , 1 , & pin_GPIO_EMC_39 ),
124
124
125
125
PERIPH_PIN (6 , 2 , kIOMUXC_LPUART6_RX_SELECT_INPUT , 0 , & pin_GPIO_EMC_13 ),
126
126
PERIPH_PIN (6 , 2 , kIOMUXC_LPUART6_RX_SELECT_INPUT , 1 , & pin_GPIO_SD_B1_01 ),
127
127
128
- PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_RX_SELECT_INPUT , 0 , & pin_GPIO_EMC_35 ),
129
- PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_RX_SELECT_INPUT , 1 , & pin_GPIO_SD_B0_05 ),
128
+ PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_RX_SELECT_INPUT , 0 , & pin_GPIO_SD_B0_05 ),
129
+ PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_RX_SELECT_INPUT , 1 , & pin_GPIO_EMC_35 ),
130
130
131
- PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_RX_SELECT_INPUT , 0 , & pin_GPIO_EMC_27 ),
132
- PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_RX_SELECT_INPUT , 1 , & pin_GPIO_SD_B1_03 ),
131
+ PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_RX_SELECT_INPUT , 0 , & pin_GPIO_SD_B1_03 ),
132
+ PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_RX_SELECT_INPUT , 1 , & pin_GPIO_EMC_27 ),
133
133
};
134
134
135
135
const mcu_periph_obj_t mcu_uart_tx_list [16 ] = {
136
136
PERIPH_PIN (1 , 2 , 0 , 0 , & pin_GPIO_AD_B0_06 ),
137
137
138
- PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_TX_SELECT_INPUT , 0 , & pin_GPIO_EMC_22 ),
139
- PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_TX_SELECT_INPUT , 1 , & pin_GPIO_AD_B1_08 ),
138
+ PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_TX_SELECT_INPUT , 0 , & pin_GPIO_AD_B1_08 ),
139
+ PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_TX_SELECT_INPUT , 1 , & pin_GPIO_EMC_22 ),
140
140
141
141
PERIPH_PIN (3 , 2 , kIOMUXC_LPUART3_TX_SELECT_INPUT , 0 , & pin_GPIO_EMC_06 ),
142
142
PERIPH_PIN (3 , 2 , kIOMUXC_LPUART3_TX_SELECT_INPUT , 1 , & pin_GPIO_AD_B0_14 ),
143
143
144
144
PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_TX_SELECT_INPUT , 0 , & pin_GPIO_EMC_02 ),
145
- PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_TX_SELECT_INPUT , 1 , & pin_GPIO_EMC_32 ),
146
- PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_TX_SELECT_INPUT , 2 , & pin_GPIO_AD_B1_10 ),
145
+ PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_TX_SELECT_INPUT , 1 , & pin_GPIO_AD_B1_10 ),
146
+ PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_TX_SELECT_INPUT , 2 , & pin_GPIO_EMC_32 ),
147
147
148
- PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_TX_SELECT_INPUT , 0 , & pin_GPIO_EMC_38 ),
149
- PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_TX_SELECT_INPUT , 1 , & pin_GPIO_AD_B0_10 ),
148
+ PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_TX_SELECT_INPUT , 0 , & pin_GPIO_AD_B0_10 ),
149
+ PERIPH_PIN (5 , 2 , kIOMUXC_LPUART5_TX_SELECT_INPUT , 1 , & pin_GPIO_EMC_38 ),
150
150
151
151
PERIPH_PIN (6 , 2 , kIOMUXC_LPUART6_TX_SELECT_INPUT , 0 , & pin_GPIO_EMC_12 ),
152
152
PERIPH_PIN (6 , 2 , kIOMUXC_LPUART6_TX_SELECT_INPUT , 1 , & pin_GPIO_SD_B1_00 ),
153
153
154
- PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_TX_SELECT_INPUT , 0 , & pin_GPIO_EMC_34 ),
155
- PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_TX_SELECT_INPUT , 1 , & pin_GPIO_SD_B0_04 ),
154
+ PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_TX_SELECT_INPUT , 0 , & pin_GPIO_SD_B0_04 ),
155
+ PERIPH_PIN (7 , 2 , kIOMUXC_LPUART7_TX_SELECT_INPUT , 1 , & pin_GPIO_EMC_34 ),
156
156
157
- PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_TX_SELECT_INPUT , 0 , & pin_GPIO_EMC_26 ),
158
- PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_TX_SELECT_INPUT , 1 , & pin_GPIO_SD_B1_02 ),
157
+ PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_TX_SELECT_INPUT , 0 , & pin_GPIO_SD_B1_02 ),
158
+ PERIPH_PIN (8 , 2 , kIOMUXC_LPUART8_TX_SELECT_INPUT , 1 , & pin_GPIO_EMC_26 ),
159
+ };
160
+
161
+ const mcu_periph_obj_t mcu_uart_rts_list [10 ] = {
162
+ PERIPH_PIN (1 , 2 , 0 , 0 , & pin_GPIO_AD_B0_09 ),
163
+
164
+ PERIPH_PIN (2 , 2 , 0 , 0 , & pin_GPIO_EMC_21 ),
165
+ PERIPH_PIN (2 , 2 , 0 , 1 , & pin_GPIO_AD_B1_07 ),
166
+
167
+ PERIPH_PIN (3 , 2 , 0 , 1 , & pin_GPIO_AD_B0_13 ),
168
+
169
+ PERIPH_PIN (4 , 2 , 0 , 0 , & pin_GPIO_EMC_01 ),
170
+ PERIPH_PIN (4 , 2 , 0 , 1 , & pin_GPIO_EMC_31 ),
171
+
172
+ PERIPH_PIN (5 , 2 , 0 , 0 , & pin_GPIO_EMC_37 ),
173
+
174
+ PERIPH_PIN (6 , 2 , 0 , 0 , & pin_GPIO_EMC_15 ),
175
+
176
+ PERIPH_PIN (7 , 2 , 0 , 1 , & pin_GPIO_SD_B0_03 ),
177
+
178
+ PERIPH_PIN (8 , 2 , 0 , 0 , & pin_GPIO_EMC_25 ),
179
+ };
180
+
181
+ const mcu_periph_obj_t mcu_uart_cts_list [10 ] = {
182
+ PERIPH_PIN (1 , 2 , 0 , 0 , & pin_GPIO_AD_B0_08 ),
183
+
184
+ PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_CTS_B_SELECT_INPUT , 0 , & pin_GPIO_AD_B1_06 ),
185
+ PERIPH_PIN (2 , 2 , kIOMUXC_LPUART2_CTS_B_SELECT_INPUT , 1 , & pin_GPIO_EMC_20 ),
186
+
187
+ PERIPH_PIN (3 , 2 , 0 , 1 , & pin_GPIO_AD_B0_12 ),
188
+
189
+ PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_CTS_B_SELECT_INPUT , 0 , & pin_GPIO_EMC_00 ),
190
+ PERIPH_PIN (4 , 2 , kIOMUXC_LPUART4_CTS_B_SELECT_INPUT , 0 , & pin_GPIO_EMC_30 ),
191
+
192
+ PERIPH_PIN (5 , 2 , 0 , 0 , & pin_GPIO_EMC_36 ),
193
+
194
+ PERIPH_PIN (6 , 2 , 0 , 0 , & pin_GPIO_EMC_14 ),
195
+
196
+ PERIPH_PIN (7 , 2 , 0 , 0 , & pin_GPIO_SD_B0_02 ),
197
+
198
+ PERIPH_PIN (8 , 2 , 0 , 0 , & pin_GPIO_EMC_24 ),
159
199
};
160
200
161
201
const mcu_pwm_obj_t mcu_pwm_list [39 ] = {
0 commit comments