@@ -6,111 +6,133 @@ STATIC const mp_rom_map_elem_t board_module_globals_table[] = {
6
6
CIRCUITPYTHON_BOARD_DICT_STANDARD_ITEMS
7
7
8
8
// With USB on left. Bottom edge.
9
- { MP_OBJ_NEW_QSTR (MP_QSTR_D0 ), MP_ROM_PTR (& pin_GPIO_AD_B0_03 ) },
10
- { MP_OBJ_NEW_QSTR (MP_QSTR_RX ), MP_ROM_PTR (& pin_GPIO_AD_B0_03 ) },
11
- { MP_OBJ_NEW_QSTR (MP_QSTR_RX1 ), MP_ROM_PTR (& pin_GPIO_AD_B0_03 ) },
12
-
13
- { MP_OBJ_NEW_QSTR (MP_QSTR_D1 ), MP_ROM_PTR (& pin_GPIO_AD_B0_02 ) },
14
- { MP_OBJ_NEW_QSTR (MP_QSTR_TX ), MP_ROM_PTR (& pin_GPIO_AD_B0_02 ) },
15
- { MP_OBJ_NEW_QSTR (MP_QSTR_TX1 ), MP_ROM_PTR (& pin_GPIO_AD_B0_02 ) },
16
-
17
- { MP_OBJ_NEW_QSTR (MP_QSTR_D2 ), MP_ROM_PTR (& pin_GPIO_EMC_04 ) },
18
- { MP_OBJ_NEW_QSTR (MP_QSTR_D3 ), MP_ROM_PTR (& pin_GPIO_EMC_05 ) },
19
- { MP_OBJ_NEW_QSTR (MP_QSTR_D4 ), MP_ROM_PTR (& pin_GPIO_EMC_06 ) },
20
- { MP_OBJ_NEW_QSTR (MP_QSTR_D5 ), MP_ROM_PTR (& pin_GPIO_EMC_08 ) },
21
- { MP_OBJ_NEW_QSTR (MP_QSTR_D6 ), MP_ROM_PTR (& pin_GPIO_B0_10 ) },
22
- { MP_OBJ_NEW_QSTR (MP_QSTR_D7 ), MP_ROM_PTR (& pin_GPIO_B1_01 ) },
23
- { MP_OBJ_NEW_QSTR (MP_QSTR_D8 ), MP_ROM_PTR (& pin_GPIO_B1_00 ) },
24
- { MP_OBJ_NEW_QSTR (MP_QSTR_D9 ), MP_ROM_PTR (& pin_GPIO_B0_11 ) },
25
- { MP_OBJ_NEW_QSTR (MP_QSTR_D10 ), MP_ROM_PTR (& pin_GPIO_B0_00 ) },
26
-
27
- { MP_OBJ_NEW_QSTR (MP_QSTR_D11 ), MP_ROM_PTR (& pin_GPIO_B0_02 ) },
28
- { MP_OBJ_NEW_QSTR (MP_QSTR_MOSI ), MP_ROM_PTR (& pin_GPIO_B0_02 ) },
29
-
30
- { MP_OBJ_NEW_QSTR (MP_QSTR_D12 ), MP_ROM_PTR (& pin_GPIO_B0_01 ) },
31
- { MP_OBJ_NEW_QSTR (MP_QSTR_MISO ), MP_ROM_PTR (& pin_GPIO_B0_01 ) },
9
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D0 ), MP_ROM_PTR (& pin_GPIO_AD_B0_03 )},
10
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX ), MP_ROM_PTR (& pin_GPIO_AD_B0_03 )},
11
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX1 ), MP_ROM_PTR (& pin_GPIO_AD_B0_03 )},
12
+
13
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D1 ), MP_ROM_PTR (& pin_GPIO_AD_B0_02 )},
14
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX ), MP_ROM_PTR (& pin_GPIO_AD_B0_02 )},
15
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX1 ), MP_ROM_PTR (& pin_GPIO_AD_B0_02 )},
16
+
17
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D2 ), MP_ROM_PTR (& pin_GPIO_EMC_04 )},
18
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D3 ), MP_ROM_PTR (& pin_GPIO_EMC_05 )},
19
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D4 ), MP_ROM_PTR (& pin_GPIO_EMC_06 )},
20
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D5 ), MP_ROM_PTR (& pin_GPIO_EMC_08 )},
21
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D6 ), MP_ROM_PTR (& pin_GPIO_B0_10 )},
22
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D7 ), MP_ROM_PTR (& pin_GPIO_B1_01 )},
23
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D8 ), MP_ROM_PTR (& pin_GPIO_B1_00 )},
24
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D9 ), MP_ROM_PTR (& pin_GPIO_B0_11 )},
25
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D10 ), MP_ROM_PTR (& pin_GPIO_B0_00 )},
26
+
27
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D11 ), MP_ROM_PTR (& pin_GPIO_B0_02 )},
28
+ {MP_OBJ_NEW_QSTR (MP_QSTR_MOSI ), MP_ROM_PTR (& pin_GPIO_B0_02 )},
29
+
30
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D12 ), MP_ROM_PTR (& pin_GPIO_B0_01 )},
31
+ {MP_OBJ_NEW_QSTR (MP_QSTR_MISO ), MP_ROM_PTR (& pin_GPIO_B0_01 )},
32
32
33
33
// Top edge
34
- { MP_OBJ_NEW_QSTR (MP_QSTR_D13 ), MP_ROM_PTR (& pin_GPIO_B0_03 ) },
35
- { MP_OBJ_NEW_QSTR (MP_QSTR_LED ), MP_ROM_PTR (& pin_GPIO_B0_03 ) },
36
- { MP_OBJ_NEW_QSTR (MP_QSTR_SCK ), MP_ROM_PTR (& pin_GPIO_B0_03 ) },
34
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D13 ), MP_ROM_PTR (& pin_GPIO_B0_03 )},
35
+ {MP_OBJ_NEW_QSTR (MP_QSTR_LED ), MP_ROM_PTR (& pin_GPIO_B0_03 )},
36
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SCK ), MP_ROM_PTR (& pin_GPIO_B0_03 )},
37
37
38
- { MP_OBJ_NEW_QSTR (MP_QSTR_D14 ), MP_ROM_PTR (& pin_GPIO_AD_B1_02 ) },
39
- { MP_OBJ_NEW_QSTR (MP_QSTR_A0 ), MP_ROM_PTR (& pin_GPIO_AD_B1_02 ) },
38
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D14 ), MP_ROM_PTR (& pin_GPIO_AD_B1_02 )},
39
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A0 ), MP_ROM_PTR (& pin_GPIO_AD_B1_02 )},
40
40
41
- { MP_OBJ_NEW_QSTR (MP_QSTR_D15 ), MP_ROM_PTR (& pin_GPIO_AD_B1_03 ) },
42
- { MP_OBJ_NEW_QSTR (MP_QSTR_A1 ), MP_ROM_PTR (& pin_GPIO_AD_B1_03 ) },
41
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D15 ), MP_ROM_PTR (& pin_GPIO_AD_B1_03 )},
42
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A1 ), MP_ROM_PTR (& pin_GPIO_AD_B1_03 )},
43
43
44
- { MP_OBJ_NEW_QSTR (MP_QSTR_D16 ), MP_ROM_PTR (& pin_GPIO_AD_B1_07 ) },
45
- { MP_OBJ_NEW_QSTR (MP_QSTR_A2 ), MP_ROM_PTR (& pin_GPIO_AD_B1_07 ) },
44
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D16 ), MP_ROM_PTR (& pin_GPIO_AD_B1_07 )},
45
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A2 ), MP_ROM_PTR (& pin_GPIO_AD_B1_07 )},
46
46
47
- { MP_OBJ_NEW_QSTR (MP_QSTR_D17 ), MP_ROM_PTR (& pin_GPIO_AD_B1_06 ) },
48
- { MP_OBJ_NEW_QSTR (MP_QSTR_A3 ), MP_ROM_PTR (& pin_GPIO_AD_B1_06 ) },
47
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D17 ), MP_ROM_PTR (& pin_GPIO_AD_B1_06 )},
48
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A3 ), MP_ROM_PTR (& pin_GPIO_AD_B1_06 )},
49
49
50
- { MP_OBJ_NEW_QSTR (MP_QSTR_D18 ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 ) },
51
- { MP_OBJ_NEW_QSTR (MP_QSTR_A4 ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 ) },
50
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D18 ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 )},
51
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A4 ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 )},
52
52
53
- { MP_OBJ_NEW_QSTR (MP_QSTR_SDA ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 ) },
54
- { MP_OBJ_NEW_QSTR (MP_QSTR_SDA0 ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 ) },
53
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SDA ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 )},
54
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SDA0 ), MP_ROM_PTR (& pin_GPIO_AD_B1_01 )},
55
55
56
- { MP_OBJ_NEW_QSTR (MP_QSTR_D19 ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 ) },
57
- { MP_OBJ_NEW_QSTR (MP_QSTR_A5 ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 ) },
56
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D19 ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 )},
57
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A5 ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 )},
58
58
59
- { MP_OBJ_NEW_QSTR (MP_QSTR_SCL ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 ) },
60
- { MP_OBJ_NEW_QSTR (MP_QSTR_SCL0 ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 ) },
59
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SCL ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 )},
60
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SCL0 ), MP_ROM_PTR (& pin_GPIO_AD_B1_00 )},
61
61
62
- { MP_OBJ_NEW_QSTR (MP_QSTR_D20 ), MP_ROM_PTR (& pin_GPIO_AD_B1_10 ) },
63
- { MP_OBJ_NEW_QSTR (MP_QSTR_A6 ), MP_ROM_PTR (& pin_GPIO_AD_B1_10 ) },
62
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D20 ), MP_ROM_PTR (& pin_GPIO_AD_B1_10 )},
63
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A6 ), MP_ROM_PTR (& pin_GPIO_AD_B1_10 )},
64
64
65
- { MP_OBJ_NEW_QSTR (MP_QSTR_D21 ), MP_ROM_PTR (& pin_GPIO_AD_B1_11 ) },
66
- { MP_OBJ_NEW_QSTR (MP_QSTR_A7 ), MP_ROM_PTR (& pin_GPIO_AD_B1_11 ) },
65
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D21 ), MP_ROM_PTR (& pin_GPIO_AD_B1_11 )},
66
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A7 ), MP_ROM_PTR (& pin_GPIO_AD_B1_11 )},
67
67
68
- { MP_OBJ_NEW_QSTR (MP_QSTR_D22 ), MP_ROM_PTR (& pin_GPIO_AD_B1_08 ) },
69
- { MP_OBJ_NEW_QSTR (MP_QSTR_A8 ), MP_ROM_PTR (& pin_GPIO_AD_B1_08 ) },
68
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D22 ), MP_ROM_PTR (& pin_GPIO_AD_B1_08 )},
69
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A8 ), MP_ROM_PTR (& pin_GPIO_AD_B1_08 )},
70
70
71
- { MP_OBJ_NEW_QSTR (MP_QSTR_D23 ), MP_ROM_PTR (& pin_GPIO_AD_B1_09 ) },
72
- { MP_OBJ_NEW_QSTR (MP_QSTR_A9 ), MP_ROM_PTR (& pin_GPIO_AD_B1_09 ) },
71
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D23 ), MP_ROM_PTR (& pin_GPIO_AD_B1_09 )},
72
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A9 ), MP_ROM_PTR (& pin_GPIO_AD_B1_09 )},
73
73
74
74
// Back side
75
- { MP_OBJ_NEW_QSTR (MP_QSTR_D24 ), MP_ROM_PTR (& pin_GPIO_AD_B0_12 ) },
76
- { MP_OBJ_NEW_QSTR (MP_QSTR_A10 ), MP_ROM_PTR (& pin_GPIO_AD_B0_12 ) },
77
-
78
- { MP_OBJ_NEW_QSTR (MP_QSTR_D25 ), MP_ROM_PTR (& pin_GPIO_AD_B0_13 ) },
79
- { MP_OBJ_NEW_QSTR (MP_QSTR_A11 ), MP_ROM_PTR (& pin_GPIO_AD_B0_13 ) },
80
-
81
- { MP_OBJ_NEW_QSTR (MP_QSTR_D26 ), MP_ROM_PTR (& pin_GPIO_AD_B1_14 ) },
82
- { MP_OBJ_NEW_QSTR (MP_QSTR_A12 ), MP_ROM_PTR (& pin_GPIO_AD_B1_14 ) },
83
-
84
- { MP_OBJ_NEW_QSTR (MP_QSTR_D27 ), MP_ROM_PTR (& pin_GPIO_AD_B1_15 ) },
85
- { MP_OBJ_NEW_QSTR (MP_QSTR_A13 ), MP_ROM_PTR (& pin_GPIO_AD_B1_15 ) },
86
-
87
- { MP_OBJ_NEW_QSTR (MP_QSTR_D28 ), MP_ROM_PTR (& pin_GPIO_EMC_32 ) },
88
- { MP_OBJ_NEW_QSTR (MP_QSTR_D29 ), MP_ROM_PTR (& pin_GPIO_EMC_31 ) },
89
- { MP_OBJ_NEW_QSTR (MP_QSTR_D30 ), MP_ROM_PTR (& pin_GPIO_EMC_37 ) },
90
- { MP_OBJ_NEW_QSTR (MP_QSTR_D31 ), MP_ROM_PTR (& pin_GPIO_EMC_36 ) },
91
- { MP_OBJ_NEW_QSTR (MP_QSTR_D32 ), MP_ROM_PTR (& pin_GPIO_B0_12 ) },
92
- { MP_OBJ_NEW_QSTR (MP_QSTR_D33 ), MP_ROM_PTR (& pin_GPIO_EMC_07 ) },
93
-
94
- { MP_OBJ_NEW_QSTR (MP_QSTR_D34 ), MP_ROM_PTR (& pin_GPIO_SD_B0_03 ) },
95
- { MP_OBJ_NEW_QSTR (MP_QSTR_DAT1 ), MP_ROM_PTR (& pin_GPIO_SD_B0_03 ) },
96
-
97
- { MP_OBJ_NEW_QSTR (MP_QSTR_D35 ), MP_ROM_PTR (& pin_GPIO_SD_B0_02 ) },
98
- { MP_OBJ_NEW_QSTR (MP_QSTR_DAT0 ), MP_ROM_PTR (& pin_GPIO_SD_B0_02 ) },
99
-
100
- { MP_OBJ_NEW_QSTR (MP_QSTR_D36 ), MP_ROM_PTR (& pin_GPIO_SD_B0_01 ) },
101
- { MP_OBJ_NEW_QSTR (MP_QSTR_CLK ), MP_ROM_PTR (& pin_GPIO_SD_B0_01 ) },
102
-
103
- { MP_OBJ_NEW_QSTR (MP_QSTR_D37 ), MP_ROM_PTR (& pin_GPIO_SD_B0_00 ) },
104
- { MP_OBJ_NEW_QSTR (MP_QSTR_CMD ), MP_ROM_PTR (& pin_GPIO_SD_B0_00 ) },
105
-
106
- { MP_OBJ_NEW_QSTR (MP_QSTR_D38 ), MP_ROM_PTR (& pin_GPIO_SD_B0_04 ) },
107
- { MP_OBJ_NEW_QSTR (MP_QSTR_DAT3 ), MP_ROM_PTR (& pin_GPIO_SD_B0_04 ) },
108
-
109
- { MP_OBJ_NEW_QSTR (MP_QSTR_D39 ), MP_ROM_PTR (& pin_GPIO_SD_B0_05 ) },
110
- { MP_OBJ_NEW_QSTR (MP_QSTR_DAT2 ), MP_ROM_PTR (& pin_GPIO_SD_B0_05 ) },
111
-
112
- { MP_ROM_QSTR (MP_QSTR_I2C ), MP_ROM_PTR (& board_i2c_obj ) },
113
- { MP_ROM_QSTR (MP_QSTR_SPI ), MP_ROM_PTR (& board_spi_obj ) },
114
- { MP_ROM_QSTR (MP_QSTR_UART ), MP_ROM_PTR (& board_uart_obj ) },
75
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D24 ), MP_ROM_PTR (& pin_GPIO_AD_B0_12 )},
76
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A10 ), MP_ROM_PTR (& pin_GPIO_AD_B0_12 )},
77
+
78
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D25 ), MP_ROM_PTR (& pin_GPIO_AD_B0_13 )},
79
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A11 ), MP_ROM_PTR (& pin_GPIO_AD_B0_13 )},
80
+
81
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D26 ), MP_ROM_PTR (& pin_GPIO_AD_B1_14 )},
82
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A12 ), MP_ROM_PTR (& pin_GPIO_AD_B1_14 )},
83
+
84
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D27 ), MP_ROM_PTR (& pin_GPIO_AD_B1_15 )},
85
+ {MP_OBJ_NEW_QSTR (MP_QSTR_A13 ), MP_ROM_PTR (& pin_GPIO_AD_B1_15 )},
86
+
87
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D28 ), MP_ROM_PTR (& pin_GPIO_EMC_32 )},
88
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D29 ), MP_ROM_PTR (& pin_GPIO_EMC_31 )},
89
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D30 ), MP_ROM_PTR (& pin_GPIO_EMC_37 )},
90
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D31 ), MP_ROM_PTR (& pin_GPIO_EMC_36 )},
91
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D32 ), MP_ROM_PTR (& pin_GPIO_B0_12 )},
92
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D33 ), MP_ROM_PTR (& pin_GPIO_EMC_07 )},
93
+
94
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D34 ), MP_ROM_PTR (& pin_GPIO_SD_B0_03 )},
95
+ {MP_OBJ_NEW_QSTR (MP_QSTR_DAT1 ), MP_ROM_PTR (& pin_GPIO_SD_B0_03 )},
96
+
97
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D35 ), MP_ROM_PTR (& pin_GPIO_SD_B0_02 )},
98
+ {MP_OBJ_NEW_QSTR (MP_QSTR_DAT0 ), MP_ROM_PTR (& pin_GPIO_SD_B0_02 )},
99
+
100
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D36 ), MP_ROM_PTR (& pin_GPIO_SD_B0_01 )},
101
+ {MP_OBJ_NEW_QSTR (MP_QSTR_CLK ), MP_ROM_PTR (& pin_GPIO_SD_B0_01 )},
102
+
103
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D37 ), MP_ROM_PTR (& pin_GPIO_SD_B0_00 )},
104
+ {MP_OBJ_NEW_QSTR (MP_QSTR_CMD ), MP_ROM_PTR (& pin_GPIO_SD_B0_00 )},
105
+
106
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D38 ), MP_ROM_PTR (& pin_GPIO_SD_B0_04 )},
107
+ {MP_OBJ_NEW_QSTR (MP_QSTR_DAT3 ), MP_ROM_PTR (& pin_GPIO_SD_B0_04 )},
108
+
109
+ {MP_OBJ_NEW_QSTR (MP_QSTR_D39 ), MP_ROM_PTR (& pin_GPIO_SD_B0_05 )},
110
+ {MP_OBJ_NEW_QSTR (MP_QSTR_DAT2 ), MP_ROM_PTR (& pin_GPIO_SD_B0_05 )},
111
+
112
+ {MP_ROM_QSTR (MP_QSTR_I2C ), MP_ROM_PTR (& board_i2c_obj )},
113
+ {MP_ROM_QSTR (MP_QSTR_SPI ), MP_ROM_PTR (& board_spi_obj )},
114
+ {MP_ROM_QSTR (MP_QSTR_UART ), MP_ROM_PTR (& board_uart_obj )},
115
+
116
+ // other i2c ports defined
117
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SDA1 ), MP_ROM_PTR (& pin_GPIO_AD_B1_06 )},
118
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SCL1 ), MP_ROM_PTR (& pin_GPIO_AD_B1_07 )},
119
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SDA2 ), MP_ROM_PTR (& pin_GPIO_AD_B0_13 )},
120
+ {MP_OBJ_NEW_QSTR (MP_QSTR_SCL2 ), MP_ROM_PTR (& pin_GPIO_AD_B0_12 )},
121
+
122
+ // Serial Pins
123
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX2 ), MP_ROM_PTR (& pin_GPIO_B1_01 )},
124
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX2 ), MP_ROM_PTR (& pin_GPIO_B1_00 )},
125
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX3 ), MP_ROM_PTR (& pin_GPIO_AD_B1_03 )},
126
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX3 ), MP_ROM_PTR (& pin_GPIO_AD_B1_02 )},
127
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX4 ), MP_ROM_PTR (& pin_GPIO_AD_B1_07 )},
128
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX4 ), MP_ROM_PTR (& pin_GPIO_AD_B1_06 )},
129
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX5 ), MP_ROM_PTR (& pin_GPIO_AD_B1_11 )},
130
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX5 ), MP_ROM_PTR (& pin_GPIO_AD_B1_10 )},
131
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX6 ), MP_ROM_PTR (& pin_GPIO_AD_B0_13 )},
132
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX6 ), MP_ROM_PTR (& pin_GPIO_AD_B0_12 )},
133
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX7 ), MP_ROM_PTR (& pin_GPIO_EMC_32 )},
134
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX7 ), MP_ROM_PTR (& pin_GPIO_EMC_31 )},
135
+ {MP_OBJ_NEW_QSTR (MP_QSTR_RX8 ), MP_ROM_PTR (& pin_GPIO_B1_13 )},
136
+ {MP_OBJ_NEW_QSTR (MP_QSTR_TX8 ), MP_ROM_PTR (& pin_GPIO_B1_12 )},
115
137
};
116
138
MP_DEFINE_CONST_DICT (board_module_globals , board_module_globals_table );
0 commit comments