@@ -689,63 +689,63 @@ bool AArch64MIPeepholeOpt::runOnMachineFunction(MachineFunction &MF) {
689
689
default :
690
690
break ;
691
691
case AArch64::INSERT_SUBREG:
692
- Changed = visitINSERT (MI);
692
+ Changed | = visitINSERT (MI);
693
693
break ;
694
694
case AArch64::ANDWrr:
695
- Changed = visitAND<uint32_t >(AArch64::ANDWri, MI);
695
+ Changed | = visitAND<uint32_t >(AArch64::ANDWri, MI);
696
696
break ;
697
697
case AArch64::ANDXrr:
698
- Changed = visitAND<uint64_t >(AArch64::ANDXri, MI);
698
+ Changed | = visitAND<uint64_t >(AArch64::ANDXri, MI);
699
699
break ;
700
700
case AArch64::ORRWrs:
701
- Changed = visitORR (MI);
701
+ Changed | = visitORR (MI);
702
702
break ;
703
703
case AArch64::ADDWrr:
704
- Changed = visitADDSUB<uint32_t >(AArch64::ADDWri, AArch64::SUBWri, MI);
704
+ Changed | = visitADDSUB<uint32_t >(AArch64::ADDWri, AArch64::SUBWri, MI);
705
705
break ;
706
706
case AArch64::SUBWrr:
707
- Changed = visitADDSUB<uint32_t >(AArch64::SUBWri, AArch64::ADDWri, MI);
707
+ Changed | = visitADDSUB<uint32_t >(AArch64::SUBWri, AArch64::ADDWri, MI);
708
708
break ;
709
709
case AArch64::ADDXrr:
710
- Changed = visitADDSUB<uint64_t >(AArch64::ADDXri, AArch64::SUBXri, MI);
710
+ Changed | = visitADDSUB<uint64_t >(AArch64::ADDXri, AArch64::SUBXri, MI);
711
711
break ;
712
712
case AArch64::SUBXrr:
713
- Changed = visitADDSUB<uint64_t >(AArch64::SUBXri, AArch64::ADDXri, MI);
713
+ Changed | = visitADDSUB<uint64_t >(AArch64::SUBXri, AArch64::ADDXri, MI);
714
714
break ;
715
715
case AArch64::ADDSWrr:
716
- Changed = visitADDSSUBS< uint32_t >({AArch64::ADDWri, AArch64::ADDSWri},
717
- {AArch64::SUBWri , AArch64::SUBSWri },
718
- MI);
716
+ Changed |=
717
+ visitADDSSUBS< uint32_t >( {AArch64::ADDWri , AArch64::ADDSWri },
718
+ {AArch64::SUBWri, AArch64::SUBSWri}, MI);
719
719
break ;
720
720
case AArch64::SUBSWrr:
721
- Changed = visitADDSSUBS< uint32_t >({AArch64::SUBWri, AArch64::SUBSWri},
722
- {AArch64::ADDWri , AArch64::ADDSWri },
723
- MI);
721
+ Changed |=
722
+ visitADDSSUBS< uint32_t >( {AArch64::SUBWri , AArch64::SUBSWri },
723
+ {AArch64::ADDWri, AArch64::ADDSWri}, MI);
724
724
break ;
725
725
case AArch64::ADDSXrr:
726
- Changed = visitADDSSUBS< uint64_t >({AArch64::ADDXri, AArch64::ADDSXri},
727
- {AArch64::SUBXri , AArch64::SUBSXri },
728
- MI);
726
+ Changed |=
727
+ visitADDSSUBS< uint64_t >( {AArch64::ADDXri , AArch64::ADDSXri },
728
+ {AArch64::SUBXri, AArch64::SUBSXri}, MI);
729
729
break ;
730
730
case AArch64::SUBSXrr:
731
- Changed = visitADDSSUBS< uint64_t >({AArch64::SUBXri, AArch64::SUBSXri},
732
- {AArch64::ADDXri , AArch64::ADDSXri },
733
- MI);
731
+ Changed |=
732
+ visitADDSSUBS< uint64_t >( {AArch64::SUBXri , AArch64::SUBSXri },
733
+ {AArch64::ADDXri, AArch64::ADDSXri}, MI);
734
734
break ;
735
735
case AArch64::INSvi64gpr:
736
- Changed = visitINSviGPR (MI, AArch64::INSvi64lane);
736
+ Changed | = visitINSviGPR (MI, AArch64::INSvi64lane);
737
737
break ;
738
738
case AArch64::INSvi32gpr:
739
- Changed = visitINSviGPR (MI, AArch64::INSvi32lane);
739
+ Changed | = visitINSviGPR (MI, AArch64::INSvi32lane);
740
740
break ;
741
741
case AArch64::INSvi16gpr:
742
- Changed = visitINSviGPR (MI, AArch64::INSvi16lane);
742
+ Changed | = visitINSviGPR (MI, AArch64::INSvi16lane);
743
743
break ;
744
744
case AArch64::INSvi8gpr:
745
- Changed = visitINSviGPR (MI, AArch64::INSvi8lane);
745
+ Changed | = visitINSviGPR (MI, AArch64::INSvi8lane);
746
746
break ;
747
747
case AArch64::INSvi64lane:
748
- Changed = visitINSvi64lane (MI);
748
+ Changed | = visitINSvi64lane (MI);
749
749
break ;
750
750
}
751
751
}
0 commit comments