Skip to content
This repository was archived by the owner on Nov 8, 2023. It is now read-only.

Commit f629fcf

Browse files
Caesar-githubmmind
authored andcommitted
ARM: dts: rockchip: support the spi for rk3036
This patch adds the needed spi node for rk3036 dts. We have to use the 4 bus emmc to work if someone want to support the spi devices, since the pins are re-used by emmc data[5-8] and spi. In some caseswe need to support the spi devices, that will waste the emmc performance. Moment, the kylin/evb hasn't the spi devices to work, so maybe we need wait the new required to enable in kylin/evb board. Anyway, the spi should be needed land in rk3036 dts. Signed-off-by: Caesar Wang <[email protected]> Signed-off-by: Heiko Stuebner <[email protected]>
1 parent 8f338ec commit f629fcf

File tree

1 file changed

+40
-0
lines changed

1 file changed

+40
-0
lines changed

arch/arm/boot/dts/rk3036.dtsi

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -60,6 +60,7 @@
6060
serial0 = &uart0;
6161
serial1 = &uart1;
6262
serial2 = &uart2;
63+
spi = &spi;
6364
};
6465

6566
memory {
@@ -407,6 +408,21 @@
407408
status = "disabled";
408409
};
409410

411+
spi: spi@20074000 {
412+
compatible = "rockchip,rockchip-spi";
413+
reg = <0x20074000 0x1000>;
414+
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
415+
clocks =<&cru PCLK_SPI>, <&cru SCLK_SPI>;
416+
clock-names = "apb-pclk","spi_pclk";
417+
dmas = <&pdma 8>, <&pdma 9>;
418+
dma-names = "tx", "rx";
419+
pinctrl-names = "default";
420+
pinctrl-0 = <&spi_txd &spi_rxd &spi_clk &spi_cs0>;
421+
#address-cells = <1>;
422+
#size-cells = <0>;
423+
status = "disabled";
424+
};
425+
410426
pinctrl: pinctrl {
411427
compatible = "rockchip,rk3036-pinctrl";
412428
rockchip,grf = <&grf>;
@@ -618,5 +634,29 @@
618634
};
619635
/* no rts / cts for uart2 */
620636
};
637+
638+
spi {
639+
spi_txd:spi-txd {
640+
rockchip,pins = <1 29 RK_FUNC_3 &pcfg_pull_default>;
641+
};
642+
643+
spi_rxd:spi-rxd {
644+
rockchip,pins = <1 28 RK_FUNC_3 &pcfg_pull_default>;
645+
};
646+
647+
spi_clk:spi-clk {
648+
rockchip,pins = <2 0 RK_FUNC_2 &pcfg_pull_default>;
649+
};
650+
651+
spi_cs0:spi-cs0 {
652+
rockchip,pins = <1 30 RK_FUNC_3 &pcfg_pull_default>;
653+
654+
};
655+
656+
spi_cs1:spi-cs1 {
657+
rockchip,pins = <1 31 RK_FUNC_3 &pcfg_pull_default>;
658+
659+
};
660+
};
621661
};
622662
};

0 commit comments

Comments
 (0)