Skip to content
This repository was archived by the owner on Nov 8, 2023. It is now read-only.

Commit fbc3fac

Browse files
AntonioBorneoKAGA-KOKO
AntonioBorneo
authored and
KAGA-KOKO
committed
arm64: dts: st: Add exti1 and exti2 nodes on stm32mp251
Update the device-tree stm32mp251.dtsi by adding the nodes for exti1 and exti2 interrupt controllers. Signed-off-by: Antonio Borneo <[email protected]> Signed-off-by: Thomas Gleixner <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 283f864 commit fbc3fac

File tree

1 file changed

+172
-0
lines changed

1 file changed

+172
-0
lines changed

‎arch/arm64/boot/dts/st/stm32mp251.dtsi

Lines changed: 172 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -168,6 +168,99 @@
168168
};
169169
};
170170

171+
exti1: interrupt-controller@44220000 {
172+
compatible = "st,stm32mp1-exti", "syscon";
173+
interrupt-controller;
174+
#interrupt-cells = <2>;
175+
reg = <0x44220000 0x400>;
176+
interrupts-extended =
177+
<&intc GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_0 */
178+
<&intc GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>,
179+
<&intc GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>,
180+
<&intc GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>,
181+
<&intc GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>,
182+
<&intc GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH>,
183+
<&intc GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH>,
184+
<&intc GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>,
185+
<&intc GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH>,
186+
<&intc GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH>,
187+
<&intc GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_10 */
188+
<&intc GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>,
189+
<&intc GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>,
190+
<&intc GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>,
191+
<&intc GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
192+
<&intc GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
193+
<&intc GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
194+
<&intc GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
195+
<&intc GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
196+
<&intc GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>,
197+
<0>, /* EXTI_20 */
198+
<&intc GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
199+
<&intc GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
200+
<&intc GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,
201+
<&intc GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
202+
<&intc GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
203+
<&intc GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
204+
<&intc GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
205+
<&intc GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
206+
<&intc GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
207+
<&intc GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_30 */
208+
<&intc GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
209+
<&intc GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
210+
<&intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
211+
<&intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>,
212+
<0>,
213+
<&intc GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
214+
<&intc GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
215+
<&intc GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
216+
<&intc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
217+
<&intc GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_40 */
218+
<&intc GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
219+
<&intc GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
220+
<&intc GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
221+
<&intc GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
222+
<&intc GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>,
223+
<&intc GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>,
224+
<&intc GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>,
225+
<&intc GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>,
226+
<&intc GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>,
227+
<&intc GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_50 */
228+
<0>,
229+
<0>,
230+
<0>,
231+
<0>,
232+
<0>,
233+
<0>,
234+
<0>,
235+
<0>,
236+
<&intc GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>,
237+
<0>, /* EXTI_60 */
238+
<&intc GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>,
239+
<0>,
240+
<0>,
241+
<&intc GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>,
242+
<0>,
243+
<0>,
244+
<&intc GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
245+
<&intc GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
246+
<0>,
247+
<&intc GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_70 */
248+
<0>,
249+
<&intc GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>,
250+
<&intc GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,
251+
<&intc GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
252+
<&intc GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
253+
<&intc GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
254+
<&intc GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
255+
<&intc GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
256+
<&intc GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
257+
<0>, /* EXTI_80 */
258+
<0>,
259+
<0>,
260+
<&intc GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
261+
<&intc GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>;
262+
};
263+
171264
syscfg: syscon@44230000 {
172265
compatible = "st,stm32mp25-syscfg", "syscon";
173266
reg = <0x44230000 0x10000>;
@@ -322,5 +415,84 @@
322415
};
323416

324417
};
418+
419+
exti2: interrupt-controller@46230000 {
420+
compatible = "st,stm32mp1-exti", "syscon";
421+
interrupt-controller;
422+
#interrupt-cells = <2>;
423+
reg = <0x46230000 0x400>;
424+
interrupts-extended =
425+
<&intc GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_0 */
426+
<&intc GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
427+
<&intc GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
428+
<&intc GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
429+
<&intc GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
430+
<&intc GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
431+
<&intc GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
432+
<&intc GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
433+
<&intc GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
434+
<&intc GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
435+
<&intc GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_10 */
436+
<&intc GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
437+
<&intc GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
438+
<&intc GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
439+
<&intc GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
440+
<&intc GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
441+
<&intc GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
442+
<&intc GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
443+
<0>,
444+
<0>,
445+
<0>, /* EXTI_20 */
446+
<&intc GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
447+
<&intc GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
448+
<0>,
449+
<0>,
450+
<&intc GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>,
451+
<&intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>,
452+
<&intc GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,
453+
<0>,
454+
<&intc GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>,
455+
<&intc GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_30 */
456+
<&intc GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>,
457+
<0>,
458+
<&intc GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>,
459+
<&intc GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>,
460+
<0>,
461+
<0>,
462+
<&intc GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
463+
<0>,
464+
<0>,
465+
<&intc GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_40 */
466+
<0>,
467+
<0>,
468+
<&intc GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>,
469+
<0>,
470+
<0>,
471+
<&intc GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
472+
<0>,
473+
<&intc GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
474+
<&intc GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
475+
<&intc GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_50 */
476+
<&intc GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
477+
<&intc GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
478+
<&intc GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
479+
<0>,
480+
<0>,
481+
<0>,
482+
<0>,
483+
<0>,
484+
<0>,
485+
<0>, /* EXTI_60 */
486+
<&intc GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>,
487+
<&intc GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
488+
<0>,
489+
<&intc GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
490+
<&intc GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
491+
<&intc GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
492+
<&intc GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
493+
<0>,
494+
<0>,
495+
<&intc GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>; /* EXTI_70 */
496+
};
325497
};
326498
};

0 commit comments

Comments
 (0)