Skip to content

Commit 7fcad55

Browse files
committed
[InstCombine] Remove %tmp variable names from bswap tests
Appease update_test_checks script that was complaining about potential %TMP clashes
1 parent d5545a8 commit 7fcad55

File tree

1 file changed

+61
-61
lines changed
  • llvm/test/Transforms/InstCombine

1 file changed

+61
-61
lines changed

llvm/test/Transforms/InstCombine/bswap.ll

Lines changed: 61 additions & 61 deletions
Original file line numberDiff line numberDiff line change
@@ -5,95 +5,95 @@ target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f3
55

66
define i32 @test1(i32 %i) {
77
; CHECK-LABEL: @test1(
8-
; CHECK-NEXT: [[TMP12:%.*]] = call i32 @llvm.bswap.i32(i32 [[I:%.*]])
9-
; CHECK-NEXT: ret i32 [[TMP12]]
8+
; CHECK-NEXT: [[T12:%.*]] = call i32 @llvm.bswap.i32(i32 [[I:%.*]])
9+
; CHECK-NEXT: ret i32 [[T12]]
1010
;
11-
%tmp1 = lshr i32 %i, 24
12-
%tmp3 = lshr i32 %i, 8
13-
%tmp4 = and i32 %tmp3, 65280
14-
%tmp5 = or i32 %tmp1, %tmp4
15-
%tmp7 = shl i32 %i, 8
16-
%tmp8 = and i32 %tmp7, 16711680
17-
%tmp9 = or i32 %tmp5, %tmp8
18-
%tmp11 = shl i32 %i, 24
19-
%tmp12 = or i32 %tmp9, %tmp11
20-
ret i32 %tmp12
11+
%t1 = lshr i32 %i, 24
12+
%t3 = lshr i32 %i, 8
13+
%t4 = and i32 %t3, 65280
14+
%t5 = or i32 %t1, %t4
15+
%t7 = shl i32 %i, 8
16+
%t8 = and i32 %t7, 16711680
17+
%t9 = or i32 %t5, %t8
18+
%t11 = shl i32 %i, 24
19+
%t12 = or i32 %t9, %t11
20+
ret i32 %t12
2121
}
2222

2323
define i32 @test2(i32 %arg) {
2424
; CHECK-LABEL: @test2(
25-
; CHECK-NEXT: [[TMP14:%.*]] = call i32 @llvm.bswap.i32(i32 [[ARG:%.*]])
26-
; CHECK-NEXT: ret i32 [[TMP14]]
25+
; CHECK-NEXT: [[T14:%.*]] = call i32 @llvm.bswap.i32(i32 [[ARG:%.*]])
26+
; CHECK-NEXT: ret i32 [[T14]]
2727
;
28-
%tmp2 = shl i32 %arg, 24
29-
%tmp4 = shl i32 %arg, 8
30-
%tmp5 = and i32 %tmp4, 16711680
31-
%tmp6 = or i32 %tmp2, %tmp5
32-
%tmp8 = lshr i32 %arg, 8
33-
%tmp9 = and i32 %tmp8, 65280
34-
%tmp10 = or i32 %tmp6, %tmp9
35-
%tmp12 = lshr i32 %arg, 24
36-
%tmp14 = or i32 %tmp10, %tmp12
37-
ret i32 %tmp14
28+
%t2 = shl i32 %arg, 24
29+
%t4 = shl i32 %arg, 8
30+
%t5 = and i32 %t4, 16711680
31+
%t6 = or i32 %t2, %t5
32+
%t8 = lshr i32 %arg, 8
33+
%t9 = and i32 %t8, 65280
34+
%t10 = or i32 %t6, %t9
35+
%t12 = lshr i32 %arg, 24
36+
%t14 = or i32 %t10, %t12
37+
ret i32 %t14
3838
}
3939

4040
define i16 @test3(i16 %s) {
4141
; CHECK-LABEL: @test3(
42-
; CHECK-NEXT: [[TMP5:%.*]] = call i16 @llvm.bswap.i16(i16 [[S:%.*]])
43-
; CHECK-NEXT: ret i16 [[TMP5]]
42+
; CHECK-NEXT: [[T5:%.*]] = call i16 @llvm.bswap.i16(i16 [[S:%.*]])
43+
; CHECK-NEXT: ret i16 [[T5]]
4444
;
45-
%tmp2 = lshr i16 %s, 8
46-
%tmp4 = shl i16 %s, 8
47-
%tmp5 = or i16 %tmp2, %tmp4
48-
ret i16 %tmp5
45+
%t2 = lshr i16 %s, 8
46+
%t4 = shl i16 %s, 8
47+
%t5 = or i16 %t2, %t4
48+
ret i16 %t5
4949
}
5050

5151
define i16 @test4(i16 %s) {
5252
; CHECK-LABEL: @test4(
53-
; CHECK-NEXT: [[TMP5:%.*]] = call i16 @llvm.bswap.i16(i16 [[S:%.*]])
54-
; CHECK-NEXT: ret i16 [[TMP5]]
53+
; CHECK-NEXT: [[T5:%.*]] = call i16 @llvm.bswap.i16(i16 [[S:%.*]])
54+
; CHECK-NEXT: ret i16 [[T5]]
5555
;
56-
%tmp2 = lshr i16 %s, 8
57-
%tmp4 = shl i16 %s, 8
58-
%tmp5 = or i16 %tmp4, %tmp2
59-
ret i16 %tmp5
56+
%t2 = lshr i16 %s, 8
57+
%t4 = shl i16 %s, 8
58+
%t5 = or i16 %t4, %t2
59+
ret i16 %t5
6060
}
6161

6262
define i16 @test5(i16 %a) {
6363
; CHECK-LABEL: @test5(
64-
; CHECK-NEXT: [[TMP_UPGRD_3:%.*]] = call i16 @llvm.bswap.i16(i16 [[A:%.*]])
65-
; CHECK-NEXT: ret i16 [[TMP_UPGRD_3]]
66-
;
67-
%tmp = zext i16 %a to i32
68-
%tmp1 = and i32 %tmp, 65280
69-
%tmp2 = ashr i32 %tmp1, 8
70-
%tmp2.upgrd.1 = trunc i32 %tmp2 to i16
71-
%tmp4 = and i32 %tmp, 255
72-
%tmp5 = shl i32 %tmp4, 8
73-
%tmp5.upgrd.2 = trunc i32 %tmp5 to i16
74-
%tmp.upgrd.3 = or i16 %tmp2.upgrd.1, %tmp5.upgrd.2
75-
%tmp6 = bitcast i16 %tmp.upgrd.3 to i16
76-
%tmp6.upgrd.4 = zext i16 %tmp6 to i32
77-
%retval = trunc i32 %tmp6.upgrd.4 to i16
64+
; CHECK-NEXT: [[T_UPGRD_3:%.*]] = call i16 @llvm.bswap.i16(i16 [[A:%.*]])
65+
; CHECK-NEXT: ret i16 [[T_UPGRD_3]]
66+
;
67+
%t = zext i16 %a to i32
68+
%t1 = and i32 %t, 65280
69+
%t2 = ashr i32 %t1, 8
70+
%t2.upgrd.1 = trunc i32 %t2 to i16
71+
%t4 = and i32 %t, 255
72+
%t5 = shl i32 %t4, 8
73+
%t5.upgrd.2 = trunc i32 %t5 to i16
74+
%t.upgrd.3 = or i16 %t2.upgrd.1, %t5.upgrd.2
75+
%t6 = bitcast i16 %t.upgrd.3 to i16
76+
%t6.upgrd.4 = zext i16 %t6 to i32
77+
%retval = trunc i32 %t6.upgrd.4 to i16
7878
ret i16 %retval
7979
}
8080

8181
; PR2842
8282
define i32 @test6(i32 %x) nounwind readnone {
8383
; CHECK-LABEL: @test6(
84-
; CHECK-NEXT: [[TMP7:%.*]] = call i32 @llvm.bswap.i32(i32 [[X:%.*]])
85-
; CHECK-NEXT: ret i32 [[TMP7]]
84+
; CHECK-NEXT: [[T7:%.*]] = call i32 @llvm.bswap.i32(i32 [[X:%.*]])
85+
; CHECK-NEXT: ret i32 [[T7]]
8686
;
87-
%tmp = shl i32 %x, 16
87+
%t = shl i32 %x, 16
8888
%x.mask = and i32 %x, 65280
89-
%tmp1 = lshr i32 %x, 16
90-
%tmp2 = and i32 %tmp1, 255
91-
%tmp3 = or i32 %x.mask, %tmp
92-
%tmp4 = or i32 %tmp3, %tmp2
93-
%tmp5 = shl i32 %tmp4, 8
94-
%tmp6 = lshr i32 %x, 24
95-
%tmp7 = or i32 %tmp5, %tmp6
96-
ret i32 %tmp7
89+
%t1 = lshr i32 %x, 16
90+
%t2 = and i32 %t1, 255
91+
%t3 = or i32 %x.mask, %t
92+
%t4 = or i32 %t3, %t2
93+
%t5 = shl i32 %t4, 8
94+
%t6 = lshr i32 %x, 24
95+
%t7 = or i32 %t5, %t6
96+
ret i32 %t7
9797
}
9898

9999
declare void @extra_use(i32)

0 commit comments

Comments
 (0)