Skip to content

Commit aa76ceb

Browse files
committed
Fix "32-bit shift result used in 64-bit comparison" MSVC warning. NFCI.
1 parent 0164d54 commit aa76ceb

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -826,7 +826,7 @@ bool RISCVDAGToDAGISel::SelectAddrFI(SDValue Addr, SDValue &Base) {
826826
// from PatFrags in tablegen.
827827
bool RISCVDAGToDAGISel::isUnneededShiftMask(SDNode *N, unsigned Width) const {
828828
assert(N->getOpcode() == ISD::AND && "Unexpected opcode");
829-
assert(Width >= 5 && N->getValueSizeInBits(0) >= (1 << Width) &&
829+
assert(Width >= 5 && N->getValueSizeInBits(0) >= (1ULL << Width) &&
830830
"Unexpected width");
831831
const APInt &Val = N->getConstantOperandAPInt(1);
832832

0 commit comments

Comments
 (0)