Skip to content

Commit bc7eb90

Browse files
committed
MachineScheduler.h - reduce AliasAnalysis.h include to forward declaration. NFC.
Replace legacy AliasAnalysis typedef with AAResults where necessary.
1 parent 9fb7e98 commit bc7eb90

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/include/llvm/CodeGen/MachineScheduler.h

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -80,7 +80,6 @@
8080
#include "llvm/ADT/SmallVector.h"
8181
#include "llvm/ADT/StringRef.h"
8282
#include "llvm/ADT/Twine.h"
83-
#include "llvm/Analysis/AliasAnalysis.h"
8483
#include "llvm/CodeGen/MachineBasicBlock.h"
8584
#include "llvm/CodeGen/MachinePassRegistry.h"
8685
#include "llvm/CodeGen/RegisterPressure.h"
@@ -102,6 +101,7 @@ extern cl::opt<bool> ForceTopDown;
102101
extern cl::opt<bool> ForceBottomUp;
103102
extern cl::opt<bool> VerifyScheduling;
104103

104+
class AAResults;
105105
class LiveIntervals;
106106
class MachineDominatorTree;
107107
class MachineFunction;
@@ -121,7 +121,7 @@ struct MachineSchedContext {
121121
const MachineLoopInfo *MLI = nullptr;
122122
const MachineDominatorTree *MDT = nullptr;
123123
const TargetPassConfig *PassConfig = nullptr;
124-
AliasAnalysis *AA = nullptr;
124+
AAResults *AA = nullptr;
125125
LiveIntervals *LIS = nullptr;
126126

127127
RegisterClassInfo *RegClassInfo;
@@ -264,7 +264,7 @@ class MachineSchedStrategy {
264264
/// PreRA and PostRA MachineScheduler.
265265
class ScheduleDAGMI : public ScheduleDAGInstrs {
266266
protected:
267-
AliasAnalysis *AA;
267+
AAResults *AA;
268268
LiveIntervals *LIS;
269269
std::unique_ptr<MachineSchedStrategy> SchedImpl;
270270

0 commit comments

Comments
 (0)