Skip to content

Commit ec1d1f6

Browse files
committed
[X86] Use MVT instead of EVT in a couple shuffle lowering functions.
1 parent 8c70c42 commit ec1d1f6

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -12772,13 +12772,13 @@ static SDValue lowerShuffleAsTruncBroadcast(const SDLoc &DL, MVT VT, SDValue V0,
1277212772
assert(Subtarget.hasAVX2() &&
1277312773
"We can only lower integer broadcasts with AVX2!");
1277412774

12775-
EVT EltVT = VT.getVectorElementType();
12776-
EVT V0VT = V0.getValueType();
12775+
MVT EltVT = VT.getVectorElementType();
12776+
MVT V0VT = V0.getSimpleValueType();
1277712777

1277812778
assert(VT.isInteger() && "Unexpected non-integer trunc broadcast!");
1277912779
assert(V0VT.isVector() && "Unexpected non-vector vector-sized value!");
1278012780

12781-
EVT V0EltVT = V0VT.getVectorElementType();
12781+
MVT V0EltVT = V0VT.getVectorElementType();
1278212782
if (!V0EltVT.isInteger())
1278312783
return SDValue();
1278412784

@@ -12842,7 +12842,7 @@ static bool isSingleSHUFPSMask(ArrayRef<int> Mask) {
1284212842
static SDValue lowerShuffleOfExtractsAsVperm(const SDLoc &DL, SDValue N0,
1284312843
SDValue N1, ArrayRef<int> Mask,
1284412844
SelectionDAG &DAG) {
12845-
EVT VT = N0.getValueType();
12845+
MVT VT = N0.getSimpleValueType();
1284612846
assert((VT.is128BitVector() &&
1284712847
(VT.getScalarSizeInBits() == 32 || VT.getScalarSizeInBits() == 64)) &&
1284812848
"VPERM* family of shuffles requires 32-bit or 64-bit elements");
@@ -12855,7 +12855,7 @@ static SDValue lowerShuffleOfExtractsAsVperm(const SDLoc &DL, SDValue N0,
1285512855
return SDValue();
1285612856

1285712857
SDValue WideVec = N0.getOperand(0);
12858-
EVT WideVT = WideVec.getValueType();
12858+
MVT WideVT = WideVec.getSimpleValueType();
1285912859
if (!WideVT.is256BitVector() || !isa<ConstantSDNode>(N0.getOperand(1)) ||
1286012860
!isa<ConstantSDNode>(N1.getOperand(1)))
1286112861
return SDValue();
@@ -13007,7 +13007,7 @@ static SDValue lowerShuffleAsBroadcast(const SDLoc &DL, MVT VT, SDValue V1,
1300713007
// Reduce the vector load and shuffle to a broadcasted scalar load.
1300813008
LoadSDNode *Ld = cast<LoadSDNode>(V);
1300913009
SDValue BaseAddr = Ld->getOperand(1);
13010-
EVT SVT = VT.getScalarType();
13010+
MVT SVT = VT.getScalarType();
1301113011
unsigned Offset = BroadcastIdx * SVT.getStoreSize();
1301213012
assert((int)(Offset * 8) == BitOffset && "Unexpected bit-offset");
1301313013
SDValue NewAddr = DAG.getMemBasePlusOffset(BaseAddr, Offset, DL);

0 commit comments

Comments
 (0)