We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6c0d50f commit 3bd9d62Copy full SHA for 3bd9d62
src/librustc_trans/llvm_util.rs
@@ -89,7 +89,7 @@ pub fn target_features(sess: &Session) -> Vec<Symbol> {
89
let target_machine = create_target_machine(sess);
90
91
let whitelist = match &*sess.target.target.arch {
92
- "arm" => ARM_WHITELIST,
+ "arm" | "aarch64" => ARM_WHITELIST,
93
"x86" | "x86_64" => X86_WHITELIST,
94
"hexagon" => HEXAGON_WHITELIST,
95
"powerpc" | "powerpc64" => POWERPC_WHITELIST,
0 commit comments