Skip to content

Commit 89e40d0

Browse files
committed
[Autobackout][Manual]Revert of change: fdd267e
Enable NULL render target feature for RTW messages Change-Id: I8ef9f969ab7856ba9b05571d7c7d48e94881c387
1 parent fdd267e commit 89e40d0

File tree

7 files changed

+8
-27
lines changed

7 files changed

+8
-27
lines changed

visa/BuildCISAIRImpl.cpp

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -2229,11 +2229,6 @@ bool CISA_IR_Builder::CISA_create_rtwrite_3d_instruction(
22292229
{
22302230
cntrls.isCoarseMode = true;
22312231
}
2232-
2233-
if (strstr(mode, "NULLRT"))
2234-
{
2235-
cntrls.isNullRT = true;
2236-
}
22372232
}
22382233
else
22392234
{

visa/ByteCodeReaderNG.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -948,7 +948,6 @@ static void readInstructionDataportNG(unsigned& bytePos, const char* buf, ISA_Op
948948
cntrls.isCoarseMode = (mode & (0x1 << 10))? true:false;
949949
cntrls.isSampleIndex = (mode & (0x1 << 11)) ? true : false;
950950
cntrls.RTIndexPresent = (mode & (0x1 << 2)) ? true : false;
951-
cntrls.isNullRT = (mode & (0x1 << 12)) ? true : false;
952951
cntrls.isHeaderMaskfromCe0 = 0;
953952

954953
VISA_VectorOpnd *sampleIndex = cntrls.isSampleIndex ? readVectorOperandNG(bytePos, buf, container, false) : NULL;

visa/Gen4_IR.hpp

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -345,7 +345,7 @@ class G4_SendMsgDescriptor
345345
return createExtDesc(funcID, isEot, 0, 0);
346346
}
347347

348-
static uint32_t createMRTExtDesc(bool src0Alpha, uint8_t RTIndex, bool isEOT, uint32_t extMsgLen, uint16_t extFuncCtrl)
348+
static uint32_t createMRTExtDesc(bool src0Alpha, uint8_t RTIndex, bool isEOT, uint32_t extMsgLen)
349349
{
350350
ExtDescData data;
351351
data.value = 0;
@@ -354,7 +354,6 @@ class G4_SendMsgDescriptor
354354
data.layout.src0Alpha = src0Alpha;
355355
data.layout.eot = isEOT;
356356
data.layout.extMsgLength = extMsgLen;
357-
data.layout.extFuncCtrl = extFuncCtrl;
358357
return data.value;
359358
}
360359

visa/IsaDisassembly.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2392,7 +2392,6 @@ static std::string printInstructionDataport(
23922392
if( mode & (0x1 << 0x9)) sstr << "<PS>";
23932393
if( mode & (0x1 << 0x10)) sstr << "<CM>";
23942394
if (mode & (0x1 << 0x11)) sstr << "<SI>";
2395-
if (mode & (0x1 << 0x12)) sstr << "<NULLRT>";
23962395
}
23972396

23982397
sstr << " " << printExecutionSize(inst->opcode, inst->execsize) << " ";

visa/TranslationInterface.cpp

Lines changed: 4 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -8294,16 +8294,6 @@ int IR_Builder::translateVISARTWrite3DInst(
82948294
if(cntrls.isCoarseMode)
82958295
fc |= 0x1 << COARSE_PIXEL_OUTPUT_ENABLE;
82968296
#define CPS_COUNTER_EXT_MSG_DESC_OFFSET 16
8297-
8298-
uint16_t extFuncCtrl = 0;
8299-
if (cntrls.isNullRT && getPlatform() >= GENX_ICLLP)
8300-
{
8301-
// extFuncCtrl is the 16:31 bits of extDesc. NullRT is the bit 20 of extDesc.
8302-
// That says NullRT is the bit 4 of extFuncCtrl.
8303-
#define NULL_RENDER_TARGET 4
8304-
extFuncCtrl |= 0x1 << NULL_RENDER_TARGET;
8305-
}
8306-
83078297
if (useSplitSend || cpsCounter)
83088298
{
83098299
G4_SendMsgDescriptor *msgDesc = NULL;
@@ -8313,7 +8303,7 @@ int IR_Builder::translateVISARTWrite3DInst(
83138303
{
83148304
m0 = Create_Src_Opnd_From_Dcl(msg, getRegionStride1());
83158305
msgDesc = createSendMsgDesc(fc, 0, numHeaderGRF, SFID::DP_WRITE, numRows,
8316-
extFuncCtrl, SendAccess::WRITE_ONLY, surface);
8306+
0, SendAccess::WRITE_ONLY, surface);
83178307
msgDesc->setHeaderPresent(useHeader);
83188308
}
83198309
else
@@ -8322,15 +8312,16 @@ int IR_Builder::translateVISARTWrite3DInst(
83228312
{
83238313
// direct imm is a-ok for ext desc
83248314
msgDesc = createSendMsgDesc(fc, 0, numRows, SFID::DP_WRITE, 0,
8325-
extFuncCtrl, SendAccess::WRITE_ONLY, surface);
8315+
0, SendAccess::WRITE_ONLY, surface);
83268316
}
83278317
else
83288318
{
8319+
83298320
assert(rtIndex->isImm() && "RTIndex must be imm at this point");
83308321
uint8_t RTIndex = (uint8_t)rtIndex->asImm()->getImm() & 0x7;
83318322
uint32_t desc = G4_SendMsgDescriptor::createDesc(fc, false, numRows, 0);
83328323
uint32_t extDesc = G4_SendMsgDescriptor::createMRTExtDesc(cntrls.s0aPresent, RTIndex,
8333-
false, 0, extFuncCtrl);
8324+
false, 0);
83348325
msgDesc = createGeneralMsgDesc(desc, extDesc, SendAccess::WRITE_ONLY, surface);
83358326

83368327
if (!canEncodeFullExtDesc())

visa/VISAKernelImpl.cpp

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -5674,17 +5674,16 @@ int VISAKernelImpl::AppendVISA3dRTWriteCPS(VISA_PredOpnd *pred, VISA_EMask_Ctrl
56745674
int num_operands = 0;
56755675
bool isCPSCounter = (cPSCounter)? true: false;
56765676

5677-
int mode = ((int)cntrls.isNullRT << 12) |
5678-
((int)cntrls.isSampleIndex << 11) |
5677+
int mode = ((int)cntrls.isSampleIndex << 11) |
56795678
((int)cntrls.isCoarseMode << 10) |
56805679
((int)cntrls.isPerSample << 9) |
56815680
((int)(isCPSCounter) << 8) |
5682-
((int)cntrls.isLastWrite << 7) |
5681+
(((int)cntrls.isLastWrite << 7) |
56835682
((int)cntrls.isStencil << 6) |
56845683
((int)cntrls.zPresent << 5) |
56855684
((int)cntrls.oMPresent << 4) |
56865685
((int)cntrls.s0aPresent << 3) |
5687-
((int)cntrls.RTIndexPresent << 2);
5686+
((int)cntrls.RTIndexPresent << 2));
56885687

56895688
//mode
56905689
ADD_OPND(num_operands, opnd, this->CreateOtherOpndHelper(num_pred_desc_operands, num_operands, inst_desc, mode));

visa/include/visa_igc_common_header.h

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -621,7 +621,6 @@ typedef struct _vISA_RT_CONTROLS
621621
unsigned isCoarseMode:1; //controls coasrse mode bit inmsg descriptor
622622
unsigned isSampleIndex : 1; //controls whether sampleIndex is used.
623623
unsigned isHeaderMaskfromCe0 : 1;
624-
unsigned isNullRT : 1; // null render target
625624
} vISA_RT_CONTROLS;
626625

627626
typedef enum

0 commit comments

Comments
 (0)