Skip to content

Commit b5da667

Browse files
sys-igcigcbot
authored andcommitted
Changes in code.
1 parent fdfad43 commit b5da667

File tree

3 files changed

+2
-8
lines changed

3 files changed

+2
-8
lines changed

IGC/Compiler/CISACodeGen/CISABuilder.cpp

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -4330,11 +4330,6 @@ namespace IGC
43304330
SaveOption(vISA_SWSBTokenNum, IGC_GET_FLAG_VALUE(SWSBTokenNum));
43314331
}
43324332

4333-
if (IGC_IS_FLAG_ENABLED(EnableAccSubBeforeRA))
4334-
{
4335-
SaveOption(vISA_accSubBeforeRA, true);
4336-
}
4337-
43384333
if (IGC_IS_FLAG_ENABLED(EnableAccSub))
43394334
{
43404335
SaveOption(vISA_accSubstitution, true);

IGC/common/igc_flags.h

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -443,7 +443,6 @@ DECLARE_IGC_REGKEY(bool, SkipTREarlyExitCheck, false, "Skip SIMD16 early exit ch
443443
DECLARE_IGC_REGKEY(bool, EnableTCSHWBarriers, false, "Enable TCS pass with HW barriers support. Default TCS pass is TCS pass with multiple continuation functions.", false)
444444
DECLARE_IGC_REGKEY(bool, ForceMCFBarriers, false, "Force TCS pass with MCF (SW) barriers support. Default TCS pass is TCS pass with multiple continuation functions.", false)
445445
DECLARE_IGC_REGKEY(bool, EnableAccSub, true, "Enable accumulator substitution", false)
446-
DECLARE_IGC_REGKEY(bool, EnableAccSubBeforeRA, true, "Enable accumulator substitution", false)
447446
DECLARE_IGC_REGKEY(DWORD, NumGeneralAcc, 0, "set the number [1-8] of general acc for accumulator substitution. 0 means using the platform-default value", false)
448447
DECLARE_IGC_REGKEY(bool, ForceSWCoalescingOfAtomicCounter, false, "Force software coalescing of atomic counter", false)
449448
DECLARE_IGC_REGKEY(bool, ForceMixMode, false, "force enable mix mode even on platforms that do not support it", false)

visa/Optimizer.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1587,7 +1587,7 @@ int Optimizer::optimization()
15871587
// HW workaround before RA (assume no pseudo inst)
15881588
runPass(PI_preRA_HWWorkaround);
15891589

1590-
if (builder.getOption(vISA_accSubBeforeRA) && (kernel.getNumAcc() > 2))
1590+
if (builder.getOption(vISA_accSubBeforeRA))
15911591
{
15921592
runPass(PI_expandMulPostSchedule);
15931593

@@ -1631,7 +1631,7 @@ int Optimizer::optimization()
16311631
runPass(PI_localSchedule);
16321632
}
16331633

1634-
if (!(builder.getOption(vISA_accSubBeforeRA) && (kernel.getNumAcc() > 2)))
1634+
if (!builder.getOption(vISA_accSubBeforeRA))
16351635
{
16361636
runPass(PI_expandMulPostSchedule);
16371637

0 commit comments

Comments
 (0)