Skip to content

Commit c057be0

Browse files
bokrzesiigcbot
authored andcommitted
[LLVM16] [LITS] Refactor lit.cfg.py LLVM check logic
Porting IGC code to LLVM16 * Refactor lit.cfg.py LLVM check logic * Logic for LLVMs < 14 gets removed * Support for LLVM 16 is added
1 parent a1df23a commit c057be0

File tree

14 files changed

+77
-88
lines changed

14 files changed

+77
-88
lines changed

IGC/Compiler/tests/FreezeIntDiv/basic-typed-pointers.ll

Lines changed: 17 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@
66
;
77
;============================ end_copyright_notice =============================
88

9-
; RUN: igc_opt -igc-freeze-int-div-pass -S %s | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
9+
; RUN: igc_opt -igc-freeze-int-div-pass -S %s | FileCheck %s --check-prefixes=CHECK
1010
; ------------------------------------------------
1111
; FreezeIntDiv
1212
; ------------------------------------------------
@@ -17,29 +17,29 @@ entry:
1717
%0 = udiv i32 %idx, 0
1818
call void @foo(i32 %0)
1919
; CHECK-PRE-LLVM-14: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, 0
20-
; CHECK-LLVM-14-PLUS: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, 0
21-
; CHECK-LLVM-14-PLUS: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
20+
; CHECK: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, 0
21+
; CHECK: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
2222
; CHECK-NEXT: call void @foo(i32 [[RESULT_UDIV]])
2323

2424
%1 = urem i32 %idx, 0
2525
call void @foo(i32 %1)
2626
; CHECK-PRE-LLVM-14: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, 0
27-
; CHECK-LLVM-14-PLUS: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, 0
28-
; CHECK-LLVM-14-PLUS: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
27+
; CHECK: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, 0
28+
; CHECK: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
2929
; CHECK-NEXT: call void @foo(i32 [[RESULT_UREM]])
3030

3131
%2 = sdiv i32 %idx, 0
3232
call void @foo(i32 %2)
3333
; CHECK-PRE-LLVM-14: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, 0
34-
; CHECK-LLVM-14-PLUS: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, 0
35-
; CHECK-LLVM-14-PLUS: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
34+
; CHECK: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, 0
35+
; CHECK: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
3636
; CHECK-NEXT: call void @foo(i32 [[RESULT_SDIV]])
3737

3838
%3 = srem i32 %idx, 0
3939
call void @foo(i32 %3)
4040
; CHECK-PRE-LLVM-14: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, 0
41-
; CHECK-LLVM-14-PLUS: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, 0
42-
; CHECK-LLVM-14-PLUS: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
41+
; CHECK: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, 0
42+
; CHECK: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
4343
; CHECK-NEXT: call void @foo(i32 [[RESULT_SREM]])
4444

4545
ret void
@@ -51,29 +51,29 @@ entry:
5151
%0 = udiv i32 %idx, %div_arg
5252
call void @foo(i32 %0)
5353
; CHECK-PRE-LLVM-14: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, %div_arg
54-
; CHECK-LLVM-14-PLUS: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, %div_arg
55-
; CHECK-LLVM-14-PLUS: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
54+
; CHECK: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, %div_arg
55+
; CHECK: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
5656
; CHECK-NEXT: call void @foo(i32 [[RESULT_UDIV]])
5757

5858
%1 = urem i32 %idx, %div_arg
5959
call void @foo(i32 %1)
6060
; CHECK-PRE-LLVM-14: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, %div_arg
61-
; CHECK-LLVM-14-PLUS: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, %div_arg
62-
; CHECK-LLVM-14-PLUS: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
61+
; CHECK: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, %div_arg
62+
; CHECK: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
6363
; CHECK-NEXT: call void @foo(i32 [[RESULT_UREM]])
6464

6565
%2 = sdiv i32 %idx, %div_arg
6666
call void @foo(i32 %2)
6767
; CHECK-PRE-LLVM-14: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, %div_arg
68-
; CHECK-LLVM-14-PLUS: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, %div_arg
69-
; CHECK-LLVM-14-PLUS: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
68+
; CHECK: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, %div_arg
69+
; CHECK: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
7070
; CHECK-NEXT: call void @foo(i32 [[RESULT_SDIV]])
7171

7272
%3 = srem i32 %idx, %div_arg
7373
call void @foo(i32 %3)
7474
; CHECK-PRE-LLVM-14: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, %div_arg
75-
; CHECK-LLVM-14-PLUS: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, %div_arg
76-
; CHECK-LLVM-14-PLUS: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
75+
; CHECK: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, %div_arg
76+
; CHECK: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
7777
; CHECK-NEXT: call void @foo(i32 [[RESULT_SREM]])
7878

7979
ret void

IGC/Compiler/tests/FreezeIntDiv/basic.ll

Lines changed: 17 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@
88

99

1010
; REQUIRES: llvm-14-plus
11-
; RUN: igc_opt --opaque-pointers -igc-freeze-int-div-pass -S %s | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
11+
; RUN: igc_opt --opaque-pointers -igc-freeze-int-div-pass -S %s | FileCheck %s --check-prefixes=CHECK
1212
; ------------------------------------------------
1313
; FreezeIntDiv
1414
; ------------------------------------------------
@@ -19,29 +19,29 @@ entry:
1919
%0 = udiv i32 %idx, 0
2020
call void @foo(i32 %0)
2121
; CHECK-PRE-LLVM-14: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, 0
22-
; CHECK-LLVM-14-PLUS: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, 0
23-
; CHECK-LLVM-14-PLUS: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
22+
; CHECK: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, 0
23+
; CHECK: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
2424
; CHECK-NEXT: call void @foo(i32 [[RESULT_UDIV]])
2525

2626
%1 = urem i32 %idx, 0
2727
call void @foo(i32 %1)
2828
; CHECK-PRE-LLVM-14: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, 0
29-
; CHECK-LLVM-14-PLUS: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, 0
30-
; CHECK-LLVM-14-PLUS: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
29+
; CHECK: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, 0
30+
; CHECK: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
3131
; CHECK-NEXT: call void @foo(i32 [[RESULT_UREM]])
3232

3333
%2 = sdiv i32 %idx, 0
3434
call void @foo(i32 %2)
3535
; CHECK-PRE-LLVM-14: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, 0
36-
; CHECK-LLVM-14-PLUS: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, 0
37-
; CHECK-LLVM-14-PLUS: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
36+
; CHECK: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, 0
37+
; CHECK: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
3838
; CHECK-NEXT: call void @foo(i32 [[RESULT_SDIV]])
3939

4040
%3 = srem i32 %idx, 0
4141
call void @foo(i32 %3)
4242
; CHECK-PRE-LLVM-14: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, 0
43-
; CHECK-LLVM-14-PLUS: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, 0
44-
; CHECK-LLVM-14-PLUS: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
43+
; CHECK: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, 0
44+
; CHECK: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
4545
; CHECK-NEXT: call void @foo(i32 [[RESULT_SREM]])
4646

4747
ret void
@@ -53,29 +53,29 @@ entry:
5353
%0 = udiv i32 %idx, %div_arg
5454
call void @foo(i32 %0)
5555
; CHECK-PRE-LLVM-14: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, %div_arg
56-
; CHECK-LLVM-14-PLUS: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, %div_arg
57-
; CHECK-LLVM-14-PLUS: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
56+
; CHECK: [[VALUE_UDIV:%[a-zA-Z0-9_.%-]+]] = udiv i32 %idx, %div_arg
57+
; CHECK: [[RESULT_UDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UDIV]]
5858
; CHECK-NEXT: call void @foo(i32 [[RESULT_UDIV]])
5959

6060
%1 = urem i32 %idx, %div_arg
6161
call void @foo(i32 %1)
6262
; CHECK-PRE-LLVM-14: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, %div_arg
63-
; CHECK-LLVM-14-PLUS: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, %div_arg
64-
; CHECK-LLVM-14-PLUS: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
63+
; CHECK: [[VALUE_UREM:%[a-zA-Z0-9_.%-]+]] = urem i32 %idx, %div_arg
64+
; CHECK: [[RESULT_UREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_UREM]]
6565
; CHECK-NEXT: call void @foo(i32 [[RESULT_UREM]])
6666

6767
%2 = sdiv i32 %idx, %div_arg
6868
call void @foo(i32 %2)
6969
; CHECK-PRE-LLVM-14: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, %div_arg
70-
; CHECK-LLVM-14-PLUS: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, %div_arg
71-
; CHECK-LLVM-14-PLUS: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
70+
; CHECK: [[VALUE_SDIV:%[a-zA-Z0-9_.%-]+]] = sdiv i32 %idx, %div_arg
71+
; CHECK: [[RESULT_SDIV:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SDIV]]
7272
; CHECK-NEXT: call void @foo(i32 [[RESULT_SDIV]])
7373

7474
%3 = srem i32 %idx, %div_arg
7575
call void @foo(i32 %3)
7676
; CHECK-PRE-LLVM-14: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, %div_arg
77-
; CHECK-LLVM-14-PLUS: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, %div_arg
78-
; CHECK-LLVM-14-PLUS: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
77+
; CHECK: [[VALUE_SREM:%[a-zA-Z0-9_.%-]+]] = srem i32 %idx, %div_arg
78+
; CHECK: [[RESULT_SREM:%[a-zA-Z0-9_.%-]+]] = freeze i32 [[VALUE_SREM]]
7979
; CHECK-NEXT: call void @foo(i32 [[RESULT_SREM]])
8080

8181
ret void

IGC/Compiler/tests/GatingSimilarSamples/pattern1-typed-pointers.ll

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@
66
;
77
;============================ end_copyright_notice =============================
88
;
9-
; RUN: igc_opt -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
9+
; RUN: igc_opt -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK
1010
; ------------------------------------------------
1111
; GatingSimilarSamples
1212
; ------------------------------------------------
@@ -48,9 +48,9 @@ define void @test(float %src1, float %src2, float %src3, float* %dst) {
4848
; CHECK-PRE-LLVM-14: [[TMP18:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP14]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
4949
; CHECK-PRE-LLVM-14: [[TMP19:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP15]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
5050
; CHECK-PRE-LLVM-14: [[TMP20:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP16]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
51-
; CHECK-LLVM-14-PLUS: [[TMP18:%[A-z0-9]*]] = phi fast float [ [[TMP14]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
52-
; CHECK-LLVM-14-PLUS: [[TMP19:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
53-
; CHECK-LLVM-14-PLUS: [[TMP20:%[A-z0-9]*]] = phi fast float [ [[TMP16]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
51+
; CHECK: [[TMP18:%[A-z0-9]*]] = phi fast float [ [[TMP14]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
52+
; CHECK: [[TMP19:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
53+
; CHECK: [[TMP20:%[A-z0-9]*]] = phi fast float [ [[TMP16]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
5454
; CHECK: call void @llvm.genx.GenISA.OUTPUT.f32(float [[TMP18]], float [[TMP19]], float [[TMP20]], float 0.000000e+00, i32 1, i32 1, i32 15)
5555
; CHECK: ret void
5656
;

IGC/Compiler/tests/GatingSimilarSamples/pattern1.ll

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@
77
;============================ end_copyright_notice =============================
88
;
99
; REQUIRES: llvm-14-plus
10-
; RUN: igc_opt --opaque-pointers -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
10+
; RUN: igc_opt --opaque-pointers -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK
1111
; ------------------------------------------------
1212
; GatingSimilarSamples
1313
; ------------------------------------------------
@@ -49,9 +49,9 @@ define void @test(float %src1, float %src2, float %src3, ptr %dst) {
4949
; CHECK-PRE-LLVM-14: [[TMP18:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP14]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
5050
; CHECK-PRE-LLVM-14: [[TMP19:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP15]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
5151
; CHECK-PRE-LLVM-14: [[TMP20:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP16]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
52-
; CHECK-LLVM-14-PLUS: [[TMP18:%[A-z0-9]*]] = phi fast float [ [[TMP14]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
53-
; CHECK-LLVM-14-PLUS: [[TMP19:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
54-
; CHECK-LLVM-14-PLUS: [[TMP20:%[A-z0-9]*]] = phi fast float [ [[TMP16]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
52+
; CHECK: [[TMP18:%[A-z0-9]*]] = phi fast float [ [[TMP14]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
53+
; CHECK: [[TMP19:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
54+
; CHECK: [[TMP20:%[A-z0-9]*]] = phi fast float [ [[TMP16]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
5555
; CHECK: call void @llvm.genx.GenISA.OUTPUT.f32(float [[TMP18]], float [[TMP19]], float [[TMP20]], float 0.000000e+00, i32 1, i32 1, i32 15)
5656
; CHECK: ret void
5757
;

IGC/Compiler/tests/GatingSimilarSamples/pattern2-typed-pointers.ll

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@
66
;
77
;============================ end_copyright_notice =============================
88
;
9-
; RUN: igc_opt -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
9+
; RUN: igc_opt -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK
1010
; ------------------------------------------------
1111
; GatingSimilarSamples
1212
; ------------------------------------------------
@@ -51,9 +51,9 @@ define void @test(float %src1, float %src2, float %src3, float* %dst) {
5151
; CHECK-PRE-LLVM-14: [[TMP21:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP15]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
5252
; CHECK-PRE-LLVM-14: [[TMP22:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP17]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
5353
; CHECK-PRE-LLVM-14: [[TMP23:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP19]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
54-
; CHECK-LLVM-14-PLUS: [[TMP21:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
55-
; CHECK-LLVM-14-PLUS: [[TMP22:%[A-z0-9]*]] = phi fast float [ [[TMP17]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
56-
; CHECK-LLVM-14-PLUS: [[TMP23:%[A-z0-9]*]] = phi fast float [ [[TMP19]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
54+
; CHECK: [[TMP21:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
55+
; CHECK: [[TMP22:%[A-z0-9]*]] = phi fast float [ [[TMP17]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
56+
; CHECK: [[TMP23:%[A-z0-9]*]] = phi fast float [ [[TMP19]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
5757
; CHECK: call void @llvm.genx.GenISA.OUTPUT.f32(float [[TMP21]], float [[TMP22]], float [[TMP23]], float 0.000000e+00, i32 1, i32 1, i32 15)
5858
; CHECK: ret void
5959
;

IGC/Compiler/tests/GatingSimilarSamples/pattern2.ll

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@
77
;============================ end_copyright_notice =============================
88
;
99
; REQUIRES: llvm-14-plus
10-
; RUN: igc_opt --opaque-pointers -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
10+
; RUN: igc_opt --opaque-pointers -enable-debugify -loop-gating -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK
1111
; ------------------------------------------------
1212
; GatingSimilarSamples
1313
; ------------------------------------------------
@@ -52,9 +52,9 @@ define void @test(float %src1, float %src2, float %src3, ptr %dst) {
5252
; CHECK-PRE-LLVM-14: [[TMP21:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP15]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
5353
; CHECK-PRE-LLVM-14: [[TMP22:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP17]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
5454
; CHECK-PRE-LLVM-14: [[TMP23:%[A-z0-9]*]] = phi{{.*}} float [ [[TMP19]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
55-
; CHECK-LLVM-14-PLUS: [[TMP21:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
56-
; CHECK-LLVM-14-PLUS: [[TMP22:%[A-z0-9]*]] = phi fast float [ [[TMP17]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
57-
; CHECK-LLVM-14-PLUS: [[TMP23:%[A-z0-9]*]] = phi fast float [ [[TMP19]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
55+
; CHECK: [[TMP21:%[A-z0-9]*]] = phi fast float [ [[TMP15]], %[[TMP9]] ], [ [[TMP3]], [[TMP0:%[A-z0-9]*]] ]
56+
; CHECK: [[TMP22:%[A-z0-9]*]] = phi fast float [ [[TMP17]], %[[TMP9]] ], [ [[TMP4]], [[TMP0]] ]
57+
; CHECK: [[TMP23:%[A-z0-9]*]] = phi fast float [ [[TMP19]], %[[TMP9]] ], [ [[TMP5]], [[TMP0]] ]
5858
; CHECK: call void @llvm.genx.GenISA.OUTPUT.f32(float [[TMP21]], float [[TMP22]], float [[TMP23]], float 0.000000e+00, i32 1, i32 1, i32 15)
5959
; CHECK: ret void
6060
;

IGC/Compiler/tests/InlineLocalsResolution/args.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@
66
;
77
;============================ end_copyright_notice =============================
88
;
9-
; RUN: igc_opt --enable-debugify -igc-resolve-inline-locals -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
9+
; RUN: igc_opt --enable-debugify -igc-resolve-inline-locals -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK
1010
; ------------------------------------------------
1111
; InlineLocalsResolution
1212
; ------------------------------------------------
@@ -16,7 +16,7 @@
1616
; For llvm 14 check-debugify treats missing debug location on function arguments substitution
1717
; at the begining of BB as a warning, while on earlier llvm versions its treated as an error.
1818
;
19-
; CHECK-LLVM-14-PLUS: CheckModuleDebugify: PASS
19+
; CHECK: CheckModuleDebugify: PASS
2020

2121
; CHECK: [[EXT_SLM:@[A-z_-]*]] = external addrspace(3) global [0 x i8]
2222

IGC/Compiler/tests/LegalizeFunctionSignatures/fix-int-vec-typed-pointers.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@
66
;
77
;============================ end_copyright_notice =============================
88
;
9-
; RUN: igc_opt -enable-debugify --igc-legalize-function-signatures -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
9+
; RUN: igc_opt -enable-debugify --igc-legalize-function-signatures -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK
1010
; ------------------------------------------------
1111
; LegalizeFunctionSignatures
1212
; ------------------------------------------------
@@ -18,7 +18,7 @@
1818
; For llvm 14 check-debugify treats missing debug location on argument truncation to legal type
1919
; at the begining of BB as a warning, while on earlier llvm versions its treated as an error.
2020
;
21-
; CHECK-LLVM-14-PLUS: CheckModuleDebugify: PASS
21+
; CHECK: CheckModuleDebugify: PASS
2222

2323
define spir_kernel void @test_k(i32 %src) {
2424
; CHECK-LABEL: @test_k(

IGC/Compiler/tests/LegalizeFunctionSignatures/fix-int-vec.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@
77
;============================ end_copyright_notice =============================
88
;
99
; REQUIRES: llvm-14-plus
10-
; RUN: igc_opt --opaque-pointers -enable-debugify --igc-legalize-function-signatures -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK,%LLVM_DEPENDENT_CHECK_PREFIX%
10+
; RUN: igc_opt --opaque-pointers -enable-debugify --igc-legalize-function-signatures -S < %s 2>&1 | FileCheck %s --check-prefixes=CHECK
1111
; ------------------------------------------------
1212
; LegalizeFunctionSignatures
1313
; ------------------------------------------------
@@ -19,7 +19,7 @@
1919
; For llvm 14 check-debugify treats missing debug location on argument truncation to legal type
2020
; at the begining of BB as a warning, while on earlier llvm versions its treated as an error.
2121
;
22-
; CHECK-LLVM-14-PLUS: CheckModuleDebugify: PASS
22+
; CHECK: CheckModuleDebugify: PASS
2323

2424
define spir_kernel void @test_k(i32 %src) {
2525
; CHECK-LABEL: @test_k(

IGC/Compiler/tests/MemOpt/missing-alignment-typed-pointers.ll

Lines changed: 3 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@
66
;
77
;============================ end_copyright_notice =============================
88

9-
; RUN: igc_opt %s -S -o - -igc-memopt | FileCheck %s --check-prefix=%LLVM_11_CHECK_PREFIX%
9+
; RUN: igc_opt %s -S -o - -igc-memopt | FileCheck %s
1010

1111
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f16:16:16-f32:32:32-f64:64:64-f80:128:128-v16:16:16-v24:32:32-v32:32:32-v48:64:64-v64:64:64-v96:128:128-v128:128:128-v192:256:256-v256:256:256-v512:512:512-v1024:1024:1024-a:64:64-f80:128:128-n8:16:32:64"
1212

@@ -35,13 +35,10 @@ entry:
3535
ret void
3636
}
3737

38-
; CHECK-PRE-LLVM-11: MemOpt expects alignment to be always explicitly set for the leading instruction!
39-
; CHECK-PRE-LLVM-11: MemOpt expects alignment to be always explicitly set for the leading instruction!
40-
4138
; LLVM 11 API always sets the alignment. So even if it's not set in this test input, LLVM API assigns the
4239
; alignment based on the instruction type while parsing, therefore expecting the issue to not reproduce for LLVM11+.
43-
; CHECK-LLVM-11-PLUS-NOT: MemOpt expects alignment to be always explicitly set for the leading instruction!
44-
; CHECK-LLVM-11-PLUS-NOT: MemOpt expects alignment to be always explicitly set for the leading instruction!
40+
; CHECK-NOT: MemOpt expects alignment to be always explicitly set for the leading instruction!
41+
; CHECK-NOT: MemOpt expects alignment to be always explicitly set for the leading instruction!
4542

4643
!igc.functions = !{!0}
4744

0 commit comments

Comments
 (0)