@@ -134,7 +134,7 @@ AbortOnSpill("abort-on-spill",
134
134
cl::Hidden);
135
135
136
136
static cl::opt<ShaderDispatchMode>
137
- DispatchMode("dispatc -mode",
137
+ DispatchMode("dispatch -mode",
138
138
cl::desc("Shader dispatch mode"),
139
139
cl::values(clEnumValN(ShaderDispatchMode::NOT_APPLICABLE, "na", "dispatch mode not applicable"),
140
140
clEnumValN(ShaderDispatchMode::SINGLE_PATCH, "single", "single-dispatch mode"),
@@ -4980,29 +4980,6 @@ static int GetOffsetIncrement(const DataLayout* m_DL, SIMDMode simdMode, Value*
4980
4980
}
4981
4981
4982
4982
4983
- // Generate a predicate based on current active channels. The 'alias' is
4984
- // some existing variable in context to be reused only for generating mask,
4985
- // to avoid allocating a new variable.
4986
-
4987
- void EmitPass::emitPredicateFromChannelIP(CVariable* dst, CVariable* alias)
4988
- {
4989
- CVariable* any;
4990
-
4991
- if (alias)
4992
- {
4993
- any = m_currShader->GetNewAlias(alias, ISA_TYPE_UD, 0, 1);
4994
- }
4995
- else
4996
- {
4997
- any = m_currShader->GetNewVariable(1, ISA_TYPE_UD, EALIGN_DWORD, CName::NONE);
4998
- }
4999
-
5000
- m_encoder->SetSrcRegion(0, 0, 1, 0);
5001
- m_encoder->SetSrcRegion(1, 0, 1, 0);
5002
- m_encoder->Cmp(EPREDICATE_EQ, dst, any, any);
5003
- m_encoder->Push();
5004
- }
5005
-
5006
4983
5007
4984
void EmitPass::emitSimdLaneId(llvm::Instruction* inst)
5008
4985
{
@@ -16467,63 +16444,6 @@ unsigned int EmitPass::GetScalarTypeSizeInRegister(const Type* Ty) const
16467
16444
return m_currShader->GetScalarTypeSizeInRegister(Ty);
16468
16445
}
16469
16446
16470
- static uint32_t getUGMLoadBlockVecSize(uint32_t totalBytes, uint32_t& eltBytes)
16471
- {
16472
- uint32_t QWVecSize = totalBytes / sizeof(QWORD);
16473
-
16474
- if (totalBytes % sizeof(QWORD) == 0)
16475
- {
16476
- if (QWVecSize == 2 ||
16477
- QWVecSize == 3 ||
16478
- QWVecSize == 4 ||
16479
- QWVecSize == 8 ||
16480
- QWVecSize == 16 ||
16481
- QWVecSize == 32 ||
16482
- QWVecSize == 64)
16483
- {
16484
- eltBytes = sizeof(QWORD);
16485
- return QWVecSize;
16486
- }
16487
- }
16488
-
16489
- uint32_t DWVecSize = totalBytes / sizeof(DWORD);
16490
- if (totalBytes % sizeof(DWORD) == 0)
16491
- {
16492
- if (DWVecSize == 2 ||
16493
- DWVecSize == 3 ||
16494
- DWVecSize == 4 ||
16495
- DWVecSize == 8 ||
16496
- DWVecSize == 16 ||
16497
- DWVecSize == 32 ||
16498
- DWVecSize == 64)
16499
- {
16500
- eltBytes = sizeof(DWORD);
16501
- return DWVecSize;
16502
- }
16503
- }
16504
-
16505
- eltBytes = 0;
16506
- return 0;
16507
- }
16508
-
16509
- static uint32_t getNonTransposePayloadSize(SIMDMode SM, uint32_t elemByteSize, uint32_t numElems)
16510
- {
16511
- if (SM == SIMDMode::SIMD32)
16512
- {
16513
- if (elemByteSize * 32 < 64)
16514
- {
16515
- return numElems;
16516
- }
16517
- else
16518
- {
16519
- uint32_t totalBytes = elemByteSize * numElems * 32;
16520
- return totalBytes / 64;
16521
- }
16522
- }
16523
- return 0;
16524
- }
16525
-
16526
-
16527
16447
void EmitPass::A64LSLoopHead(
16528
16448
CVariable* addr, CVariable*& curMask, CVariable*& lsPred, uint& label)
16529
16449
{
@@ -18658,15 +18578,6 @@ void EmitPass::emitVectorCopyToAOS(uint32_t AOSBytes,
18658
18578
}
18659
18579
}
18660
18580
18661
- // Handle Copy intrinsic
18662
- void EmitPass::emitGenISACopy(GenIntrinsicInst* GenCopyInst)
18663
- {
18664
- CVariable* Dst = m_destination;
18665
- CVariable* Src = GetSymbol(GenCopyInst->getArgOperand(0));
18666
- Type* Ty = GenCopyInst->getType();
18667
- emitCopyAll(Dst, Src, Ty);
18668
- }
18669
-
18670
18581
// Push a new frame onto the stack by:
18671
18582
// Update FP to the current SP
18672
18583
// Increment SP by pushSize
0 commit comments