Skip to content

Commit f9706c2

Browse files
jsantillan2017sys_zuul
authored and
sys_zuul
committed
Removing unecessary code
Change-Id: I0243fe8f51eb0f9e5817dd8f089e15c764d35b10
1 parent 7a963fc commit f9706c2

File tree

3 files changed

+1
-8
lines changed

3 files changed

+1
-8
lines changed

IGC/Compiler/CISACodeGen/VertexShaderCodeGen.cpp

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -192,8 +192,6 @@ namespace IGC
192192
pKernelProgram->isMessageTargetDataCacheDataPort = isMessageTargetDataCacheDataPort;
193193
pKernelProgram->singleInstanceVertexShader =
194194
((entry->getParent())->getNamedMetadata("ConstantBufferIndexedWithInstanceId") != nullptr) ? true : false;
195-
pKernelProgram->EnableVertexReordering =
196-
(GetContext()->getModuleMetaData()->vsInfo.DrawIndirectBufferIndex != -1);
197195

198196
CreateGatherMap();
199197
CreateConstantBufferOutput(pKernelProgram);

IGC/Compiler/CodeGenPublic.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -383,7 +383,7 @@ namespace IGC
383383

384384
DWORD m_AccessedBySampleC[4];
385385
bool HasClipCullAsOutput;
386-
bool EnableVertexReordering;
386+
387387

388388
unsigned int BindingTableEntryBitmap;
389389
unsigned int m_SamplerCount;

IGC/common/MDFrameWork.h

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -230,10 +230,6 @@ namespace IGC
230230
bool forcedVISAPreRAScheduler = false;
231231
};
232232

233-
struct VertexShaderInfo
234-
{
235-
int DrawIndirectBufferIndex = -1;
236-
};
237233

238234
struct PixelShaderInfo
239235
{
@@ -342,7 +338,6 @@ namespace IGC
342338
CompOptions compOpt;
343339
std::map<llvm::Function*, IGC::FunctionMetaData> FuncMD;
344340
PushInfo pushInfo;
345-
VertexShaderInfo vsInfo;
346341
PixelShaderInfo psInfo;
347342
ComputeShaderInfo csInfo;
348343
std::map<ConstantAddress, uint32_t> inlineDynConstants;

0 commit comments

Comments
 (0)