Skip to content

Commit fab6f2e

Browse files
Mateusz Belickipaigeale
Mateusz Belicki
authored and
paigeale
committed
Enabling LIT tests for IGC passes.
Change-Id: I367ee7c48cb9cd3e87e0130662080fb91ecc0744
1 parent 655a5bb commit fab6f2e

File tree

79 files changed

+2259
-2214
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

79 files changed

+2259
-2214
lines changed

‎IGC/CMakeLists.txt

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3810,6 +3810,10 @@ endif()
38103810
)
38113811
endif()
38123812

3813+
# ============================================== LIT TESTS =============================================
3814+
3815+
add_subdirectory(Compiler/tests)
3816+
38133817
# ======================================================================================================
38143818
# ======================================================================================================
38153819
# ======================================================================================================

‎IGC/Compiler/tests/AlignmentAnalysis/align_kernels.ll

Lines changed: 37 additions & 38 deletions
Original file line numberDiff line numberDiff line change
@@ -23,10 +23,9 @@
2323

2424

2525
;======================= end_copyright_notice ==================================
26-
; RUN: opt -igc-fix-alignment -S %s -o %t.ll
26+
; RUN: igc_opt -igc-fix-alignment -S %s -o %t.ll
2727
; RUN: FileCheck %s --input-file=%t.ll
2828

29-
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f16:16:16-f32:32:32-f64:64:64-f80:128:128-v16:16:16-v24:32:32-v32:32:32-v48:64:64-v64:64:64-v96:128:128-v128:128:128-v192:256:256-v256:256:256-v512:512:512-v1024:1024:1024-a64:64:64-f80:128:128-n8:16:32:64"
3029
target triple = "igil_32_GEN9"
3130

3231
; Function Attrs: alwaysinline nounwind
@@ -39,26 +38,26 @@ entry:
3938
%1 = zext i16 %localIdX to i32
4039
%2 = add i32 %0, %1
4140
%3 = add i32 %2, %scalar
42-
%arrayidx = getelementptr inbounds i8 addrspace(1)* %src, i32 %3
41+
%arrayidx = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %3
4342
; CHECK: align 1
44-
%4 = load i8 addrspace(1)* %arrayidx
43+
%4 = load i8, i8 addrspace(1)* %arrayidx
4544
%add = add nsw i32 %3, 1
46-
%arrayidx1 = getelementptr inbounds i8 addrspace(1)* %src, i32 %add
45+
%arrayidx1 = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %add
4746
; CHECK: align 1
48-
%5 = load i8 addrspace(1)* %arrayidx1
47+
%5 = load i8, i8 addrspace(1)* %arrayidx1
4948
%add3 = add nsw i32 %3, 2
50-
%arrayidx4 = getelementptr inbounds i8 addrspace(1)* %src, i32 %add3
49+
%arrayidx4 = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %add3
5150
; CHECK: align 1
52-
%6 = load i8 addrspace(1)* %arrayidx4
51+
%6 = load i8, i8 addrspace(1)* %arrayidx4
5352
%add6 = add nsw i32 %3, 3
54-
%arrayidx7 = getelementptr inbounds i8 addrspace(1)* %src, i32 %add6
53+
%arrayidx7 = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %add6
5554
; CHECK: align 1
56-
%7 = load i8 addrspace(1)* %arrayidx7
55+
%7 = load i8, i8 addrspace(1)* %arrayidx7
5756
%assembled.vect = insertelement <4 x i8> undef, i8 %4, i32 0
5857
%assembled.vect8 = insertelement <4 x i8> %assembled.vect, i8 %5, i32 1
5958
%assembled.vect9 = insertelement <4 x i8> %assembled.vect8, i8 %6, i32 2
6059
%assembled.vect10 = insertelement <4 x i8> %assembled.vect9, i8 %7, i32 3
61-
%arrayidx9 = getelementptr inbounds <4 x i8> addrspace(1)* %dst, i32 %3
60+
%arrayidx9 = getelementptr inbounds <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3
6261
; CHECK: align 4
6362
store <4 x i8> %assembled.vect10, <4 x i8> addrspace(1)* %arrayidx9
6463
ret void
@@ -74,11 +73,11 @@ entry:
7473
%1 = zext i16 %localIdX to i32
7574
%2 = add i32 %0, %1
7675
%3 = add i32 %2, %scalar
77-
%add.ptr = getelementptr inbounds i8 addrspace(1)* %src, i32 %3
76+
%add.ptr = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %3
7877
%4 = bitcast i8 addrspace(1)* %add.ptr to <4 x i8> addrspace(1)*
7978
; CHECK: align 1
80-
%5 = load <4 x i8> addrspace(1)* %4
81-
%arrayidx = getelementptr inbounds <4 x i8> addrspace(1)* %dst, i32 %3
79+
%5 = load <4 x i8>, <4 x i8> addrspace(1)* %4
80+
%arrayidx = getelementptr inbounds <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3
8281
; CHECK: align 4
8382
store <4 x i8> %5, <4 x i8> addrspace(1)* %arrayidx
8483
ret void
@@ -94,11 +93,11 @@ entry:
9493
%1 = zext i16 %localIdX to i32
9594
%2 = add i32 %0, %1
9695
%3 = add i32 %2, %scalar
97-
%add.ptr = getelementptr inbounds i8 addrspace(1)* %src, i32 %3
98-
%4 = bitcast i8 addrspace(1)* %add.ptr to <4 x i8>*
96+
%add.ptr = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %3
97+
%4 = bitcast i8 addrspace(1)* %add.ptr to <4 x i8> addrspace(1)*
9998
; CHECK: align 1
100-
%5 = load <4 x i8>* %4
101-
%arrayidx = getelementptr inbounds <4 x i8> addrspace(1)* %dst, i32 %3
99+
%5 = load <4 x i8>, <4 x i8> addrspace(1)* %4
100+
%arrayidx = getelementptr inbounds <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3
102101
; CHECK: align 4
103102
store <4 x i8> %5, <4 x i8> addrspace(1)* %arrayidx
104103
ret void
@@ -114,13 +113,13 @@ entry:
114113
%1 = zext i16 %localIdX to i32
115114
%2 = add i32 %0, %1
116115
%3 = add i32 %2, %scalar
117-
%4 = bitcast <4 x i8> addrspace(1)* %src to i8*
116+
%4 = bitcast <4 x i8> addrspace(1)* %src to i8 addrspace(1)*
118117
%5 = shl i32 %3, 2
119-
%6 = getelementptr inbounds i8* %4, i32 %5
120-
%7 = bitcast i8* %6 to <4 x i8>*
118+
%6 = getelementptr inbounds i8, i8 addrspace(1)* %4, i32 %5
119+
%7 = bitcast i8 addrspace(1)* %6 to <4 x i8> addrspace(1)*
121120
; CHECK: align 4
122-
%8 = load <4 x i8>* %7
123-
%arrayidx = getelementptr inbounds <4 x i8> addrspace(1)* %dst, i32 %3
121+
%8 = load <4 x i8>, <4 x i8> addrspace(1)* %7
122+
%arrayidx = getelementptr inbounds <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3
124123
; CHECK: align 4
125124
store <4 x i8> %8, <4 x i8> addrspace(1)* %arrayidx
126125
ret void
@@ -136,10 +135,10 @@ entry:
136135
%1 = zext i16 %localIdX to i32
137136
%2 = add i32 %0, %1
138137
%3 = add i32 %2, %scalar
139-
%add.ptr = getelementptr inbounds <4 x i8> addrspace(1)* %src, i32 %3
138+
%add.ptr = getelementptr inbounds <4 x i8>, <4 x i8> addrspace(1)* %src, i32 %3
140139
; CHECK: align 4
141-
%4 = load <4 x i8> addrspace(1)* %add.ptr
142-
%arrayidx = getelementptr inbounds <4 x i8> addrspace(1)* %dst, i32 %3
140+
%4 = load <4 x i8>, <4 x i8> addrspace(1)* %add.ptr
141+
%arrayidx = getelementptr inbounds <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3
143142
; CHECK: align 4
144143
store <4 x i8> %4, <4 x i8> addrspace(1)* %arrayidx
145144
ret void
@@ -154,31 +153,31 @@ entry:
154153
%1 = zext i16 %localIdX to i32
155154
%2 = add i32 %0, %1
156155
%3 = add i32 %2, %scalar
157-
%arrayidx = getelementptr inbounds i8 addrspace(1)* %src, i32 %3
156+
%arrayidx = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %3
158157
; CHECK: align 1
159-
%4 = load i8 addrspace(1)* %arrayidx
158+
%4 = load i8, i8 addrspace(1)* %arrayidx
160159
%add = add nsw i32 %3, 1
161-
%arrayidx1 = getelementptr inbounds i8 addrspace(1)* %src, i32 %add
160+
%arrayidx1 = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %add
162161
; CHECK: align 1
163-
%5 = load i8 addrspace(1)* %arrayidx1
162+
%5 = load i8, i8 addrspace(1)* %arrayidx1
164163
%add3 = add nsw i32 %3, 2
165-
%arrayidx4 = getelementptr inbounds i8 addrspace(1)* %src, i32 %add3
164+
%arrayidx4 = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %add3
166165
; CHECK: align 1
167-
%6 = load i8 addrspace(1)* %arrayidx4
166+
%6 = load i8, i8 addrspace(1)* %arrayidx4
168167
%add6 = add nsw i32 %3, 3
169-
%arrayidx7 = getelementptr inbounds i8 addrspace(1)* %src, i32 %add6
168+
%arrayidx7 = getelementptr inbounds i8, i8 addrspace(1)* %src, i32 %add6
170169
; CHECK: align 1
171-
%7 = load i8 addrspace(1)* %arrayidx7
172-
%ptrVec2ptrScl = getelementptr inbounds <4 x i8> addrspace(1)* %dst, i32 %3, i32 0
170+
%7 = load i8, i8 addrspace(1)* %arrayidx7
171+
%ptrVec2ptrScl = getelementptr inbounds <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3, i32 0
173172
; CHECK: align 4
174173
store i8 %4, i8 addrspace(1)* %ptrVec2ptrScl
175-
%GEP_lane8 = getelementptr <4 x i8> addrspace(1)* %dst, i32 %3, i32 1
174+
%GEP_lane8 = getelementptr <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3, i32 1
176175
; CHECK: align 1
177176
store i8 %5, i8 addrspace(1)* %GEP_lane8
178-
%GEP_lane9 = getelementptr <4 x i8> addrspace(1)* %dst, i32 %3, i32 2
177+
%GEP_lane9 = getelementptr <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3, i32 2
179178
; CHECK: align 2
180179
store i8 %6, i8 addrspace(1)* %GEP_lane9
181-
%GEP_lane10 = getelementptr <4 x i8> addrspace(1)* %dst, i32 %3, i32 3
180+
%GEP_lane10 = getelementptr <4 x i8>, <4 x i8> addrspace(1)* %dst, i32 %3, i32 3
182181
; CHECK: align 1
183182
store i8 %7, i8 addrspace(1)* %GEP_lane10
184183
ret void

0 commit comments

Comments
 (0)